Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp1127001ybh; Sat, 14 Mar 2020 18:47:46 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsBADhqJwQWRBCyYi5NftvFN631FHJ6TqhImEIKwTyw46HYi8lF30mR8pDHVWg+2XcSkegX X-Received: by 2002:a05:6830:19ea:: with SMTP id t10mr3589123ott.200.1584236866249; Sat, 14 Mar 2020 18:47:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584236866; cv=none; d=google.com; s=arc-20160816; b=Zj/A0YrD0pXCLc/PDQVCNLPtmb0f4C4ChpaziBZQXD7944sk6LdsZgrgRkn4QihB5H t7ZhUQ70vG9n7lgDNxo549gEqUQ6nO74mcj7FUZzmh62H34HA0cAFZqUaNlOGdMj2WPi x7sm4D/Au5aPjalqpluG8JJmwvgyhEyFwYB0NcpuTkMBjdSErwWrtg6RJBfKUp4qlUde hYbX+vHSnPNlc2NYda50IrE7y/h5m8ASMNbMOixgYw27GOSEYfgSqgtzfSxDPgpIUsBK 5z3RpvOgD/ccxbypRSWZlH2CR5s8QYayOuuG0XhpZLNBCvitH5OZA/vnxpexn58OA3BJ PZAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=PTc2SyRS9NP+68XdMh+c6cj6nLmKTNHZwxALx6dnzdM=; b=RMYPms/rox3kzhh4xafa2Nngh2GsXQTLbgsZJbCWh4GRg1G8n3Zah+GTarysolW1ec yXjg961JMCbJC1Va4NyQT8k6bM4cEW4zt3tciyV0YIT4yO6hGJjVQ53TFh6rlB6e9RPi H/XI7hPbQ8arVftqsGrRRJ2QLfwb+OoOTIUHTEjBealFYDDs66O40BrdUQT/cZKa3tm5 A1RYAfP5yA+OUuCeYuwKk4AO6M/Ime7pN+2+IaJHZ3ynDD8+fuZBb7p5OEL/201Dh45k 2Hj5EIh/+4tS5dzNqWa+nwZjgVMtf4bKI4WY7xLgSRwMe2PzNaViTGZP0UPVXDQwvWP9 jtGQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=kLFzp45z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n2si7572494otf.117.2020.03.14.18.47.34; Sat, 14 Mar 2020 18:47:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=kLFzp45z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727239AbgCOBqG (ORCPT + 99 others); Sat, 14 Mar 2020 21:46:06 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:4222 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726988AbgCOBqF (ORCPT ); Sat, 14 Mar 2020 21:46:05 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 14 Mar 2020 18:45:18 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Sat, 14 Mar 2020 18:46:05 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Sat, 14 Mar 2020 18:46:05 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 15 Mar 2020 01:46:04 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sun, 15 Mar 2020 01:46:04 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.175.141]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Sat, 14 Mar 2020 18:46:04 -0700 From: Sowjanya Komatineni To: , , , , , , CC: , , , , Subject: [RFC PATCH v4 1/8] arm64: tegra: Fix sor powergate clocks and reset Date: Sat, 14 Mar 2020 18:45:59 -0700 Message-ID: <1584236766-24819-2-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com> References: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1584236718; bh=PTc2SyRS9NP+68XdMh+c6cj6nLmKTNHZwxALx6dnzdM=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=kLFzp45zhZwEq1wWj+FOe8Bu5pDofUz0uTd3bOzNMvK+xHa2Iuho9C77N5S7JDKw9 ZFjLIYP+guGkOym4oRFnaORuALZEKA6ql6sOE6Mk+hWgRRFzOE7O9DhrwQ7tO2Dsho /yUvLRfJpHXQhrMMwzUKJium93zysGfrrANEsAde1W4IotBu+/AFWmDyMSROiq0rHZ ktUSDjfwWbBscCCWdZBfASviLV/XnIvZSG4ZRqpdPsAtgMnD3+7NyprsFSWLSqBjBe Fd2ZyeZKU1lW0k5SjqWMhR6zHY2IGPbaaqUXNW7I7i/z6zInuiQf4B6idj0fiJ+LEm ixzdclHdf52lQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra210 device tree lists csi clock and reset under SOR powergate node. But Tegra210 has csicil in SOR partition and csi in VENC partition. So, this patch includes fix for sor powergate node. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 64c46ce..d0eff92 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -796,7 +796,9 @@ pd_sor: sor { clocks = <&tegra_car TEGRA210_CLK_SOR0>, <&tegra_car TEGRA210_CLK_SOR1>, - <&tegra_car TEGRA210_CLK_CSI>, + <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>, <&tegra_car TEGRA210_CLK_DSIA>, <&tegra_car TEGRA210_CLK_DSIB>, <&tegra_car TEGRA210_CLK_DPAUX>, @@ -804,7 +806,6 @@ <&tegra_car TEGRA210_CLK_MIPI_CAL>; resets = <&tegra_car TEGRA210_CLK_SOR0>, <&tegra_car TEGRA210_CLK_SOR1>, - <&tegra_car TEGRA210_CLK_CSI>, <&tegra_car TEGRA210_CLK_DSIA>, <&tegra_car TEGRA210_CLK_DSIB>, <&tegra_car TEGRA210_CLK_DPAUX>, -- 2.7.4