Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp1127084ybh;
        Sat, 14 Mar 2020 18:47:53 -0700 (PDT)
X-Google-Smtp-Source: ADFU+vu+ula2cv8eaOf/FoWMxu5nwU+wn//SEHX7ROW3aAwqav5CzV2bNbnyZwMEOdbmD4sEfQAE
X-Received: by 2002:aca:f541:: with SMTP id t62mr12900805oih.172.1584236873154;
        Sat, 14 Mar 2020 18:47:53 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1584236873; cv=none;
        d=google.com; s=arc-20160816;
        b=qao9nnKDDpucfNRL/41pQog6vwegnuBCSQIijU44VdpQ06dQNbcAUxrRLC1iJ41f2+
         tXYD9/Fk2muiS9vqYHJeSF3Q8+YS31Cq5hYRBH9LFJo/WTB8vBljXuiqzmLCHGpz8eLV
         cH3yTsa/pCwssCXtrM1gA+3jKXitDCS0RoHJWkPPhj6PlySzgAcdo1z2Q3e7kMUu6jUN
         y0vBEI8iBIhd9mGRd4p7eKSXmYfpSNm+guDiYixTbc6AyLbJ2VJT5p8binHqqQWvR3PF
         NbKWExQgUwpPVjuuJ2xd2kg7U546R9e/39aYEsgf/+THQTwXHNc8Syy14wWW8gddHGY6
         Jypg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        b=xWDPby3SMpBDA3H6YDeoffl1wpzMniouR3wjJFcHl0vH08P6FcbQkJLUtXpDhCRn7W
         YX72ucFS/3fvR9cm0Itv2lNUyaiYM3IkdPujyfWyhB1t63QFjyHaj1Ze+I0XR0/2YXLj
         44AdMoFxnHO+GpbCivJ29ZdUjzIim+kO9/3eFrawA0mfo46v5PS6niO8BLpwNlLprIbA
         ayUFBca+V+ovhJB3ZYfcyF9DwgYFGUXdSOCj8iVIfg/6C6+J1HqufFDjODzmrwOLvhZO
         EtNm7IyUcLiVXW1Xf6fvUc2FDZT2/mGWCAM6kOYL544BMesR4Xnmcn5uXzjIaUC8eR0r
         INYA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=PIiJbrc2;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id g206si6972259oib.17.2020.03.14.18.47.41;
        Sat, 14 Mar 2020 18:47:53 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=PIiJbrc2;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727317AbgCOBqH (ORCPT <rfc822;krseo358@gmail.com> + 99 others);
        Sat, 14 Mar 2020 21:46:07 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:18896 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727175AbgCOBqG (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 14 Mar 2020 21:46:06 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e6d88d00000>; Sat, 14 Mar 2020 18:45:52 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Sat, 14 Mar 2020 18:46:05 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Sat, 14 Mar 2020 18:46:05 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 15 Mar
 2020 01:46:05 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Sun, 15 Mar 2020 01:46:05 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.175.141]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e6d88dc0008>; Sat, 14 Mar 2020 18:46:05 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <helen.koike@collabora.com>, <sboyd@kernel.org>
CC:     <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [RFC PATCH v4 2/8] arm64: tegra: Add reset-cells to mc
Date:   Sat, 14 Mar 2020 18:46:00 -0700
Message-ID: <1584236766-24819-3-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com>
References: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1584236752; bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=PIiJbrc2bXHRaiihRuDuiRbzSVrNzlYWDi2shikzTHchOJJndeDn8ZoZvitf8QK99
         JHQ2Zcy3ZysCxafk3HKuPsSi2rqdEGecxLCA+ubD0P7c9dtBOWV2C3Dm96mI+tRU89
         hmsJ34rMIodSJ3fXvT30PHQdvqK9k5xYBuF6bm8116/Vf+h2t1NwpKRbu1X+qj5Yqg
         /iIJ2yW/Xd0L3wiK9qpTfQtS/fTPQfKtGTnr84TJRtR6DikoJNY6/GRWl+IYI0wmM9
         5yAO6KygImOlHLr2DrEhHynJ5mwcE6WV7VNI0ZcSGdtXs7iqbhbQ8Nggl/diNqUKnT
         /N97jL9mu16Ng==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra210 device tree is missing reset-cells property for mc node.

This patch fixes it.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index d0eff92..5b1dfd8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -894,6 +894,7 @@
 		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
 
 		#iommu-cells = <1>;
+		#reset-cells = <1>;
 	};
 
 	sata@70020000 {
-- 
2.7.4