Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp2185451ybh; Sun, 15 Mar 2020 21:20:00 -0700 (PDT) X-Google-Smtp-Source: ADFU+vuXJBbczZVVAsLFvKn/OLBSvD4FMBxr4cVFndrtN8ThQvl07DzgQDnr2XA/mm96uoTWKW8N X-Received: by 2002:a54:4001:: with SMTP id x1mr4525024oie.67.1584332400768; Sun, 15 Mar 2020 21:20:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584332400; cv=none; d=google.com; s=arc-20160816; b=m3uXvX1uZtOHQIjV8Z31KQz42NlVvfdBWpTdjFw92D8gA9Di94oryqNEkaiXxKfEmr /hNkJwdE0u8yJ9FYpCnWHFKyVjZ1AsD0euhTWae9edyUCDp5HxX1IkGz1VCiCEshOeMp ENfG8xElh5x4EG2sAQuGykjaYTDsVUsDiWXnrowhmT8prz92HuruFne1QtcrApazZVGf OygiDpJJox+BFJSg9Hqm/yJsulU1qZXBbm3ZRgmxe1YnZYTrRDa+qDGNbh3Z4nDRwxnH 6aEKX9lnJ62XD4hGmaQN7KUfnve4E/E8nIrZ/lCbC0LSqTFgyACilJJHyTOP92ODyBbY I7Hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=mxtz1TFrKWK/vqx/i8xhIzaCtERQDPMsEgCPkPT3jdA=; b=IDPSvbu1aDeJ7WssWE/FciNKC4l/7a44OdpBNxwaDp724WQQTsaMq6Ao68GGu9HLfT 9rZ1pUrsIBfk1HliYMUcv7CACXyyM9j1jRpI+4/bhmY1IjWqOY3O9cOsulfBOxy+Hbxs r9i/xXtNAZm8PivilcAlaiEc7m6UBgygt3KlqceIYT7feFLHdF0NnK4e+V4wJe16NWRU clsMmOEq6kqvuNj2vf8iGgBEZ+Lbw1X322sLt6BH0Rf6OtRnZjKDIT2HXn1J9lQwUgkH LOh4BD1nZklxhNMW/Yi5X9C7N938KAcwLCOihAtReEgRuIWip8KNk3z/WCBeOqxq7CH7 sPMA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z9si11214311otj.157.2020.03.15.21.19.48; Sun, 15 Mar 2020 21:20:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729640AbgCPET0 (ORCPT + 99 others); Mon, 16 Mar 2020 00:19:26 -0400 Received: from mga12.intel.com ([192.55.52.136]:63079 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728940AbgCPETX (ORCPT ); Mon, 16 Mar 2020 00:19:23 -0400 IronPort-SDR: 5Mmncp6jJ1LqZTak2e6Utf175micLkreyk/tTJjkHT+4SQRJdVhkUzFDSzWRGLYI3V5kutoeBj Qv3gVFt2qx7g== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Mar 2020 21:19:22 -0700 IronPort-SDR: wgsTnc1titjg4FV8GMZN7owaSzOATWanEZ5O2JiDuD/cD6TgfrZs2AUNUw7Hi2hzHiuq5UXIMb DyB1p+rCFIgw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.70,559,1574150400"; d="scan'208";a="417007241" Received: from yilunxu-optiplex-7050.sh.intel.com ([10.239.159.141]) by orsmga005.jf.intel.com with ESMTP; 15 Mar 2020 21:19:21 -0700 From: Xu Yilun To: mdf@kernel.org, linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Xu Yilun , Luwei Kang , Wu Hao Subject: [PATCH v2 3/7] fpga: dfl: introduce interrupt trigger setting API Date: Mon, 16 Mar 2020 12:16:58 +0800 Message-Id: <1584332222-26652-4-git-send-email-yilun.xu@intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1584332222-26652-1-git-send-email-yilun.xu@intel.com> References: <1584332222-26652-1-git-send-email-yilun.xu@intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org FPGA user applications may be interested in interrupts generated by DFL features. For example, users can implement their own FPGA logics with interrupts enabled in AFU (Accelerated Function Unit, dynamic region of DFL based FPGA). So user applications need to be notified to handle these interrupts. In order to allow userspace applications to monitor interrupts, driver requires userspace to provide eventfds as interrupt notification channels. Applications then poll/select on the eventfds to get notified. This patch introduces a generic helper function for sub features to do eventfds binding with given interrupts. Signed-off-by: Luwei Kang Signed-off-by: Wu Hao Signed-off-by: Xu Yilun ---- v2: use unsigned int instead of int for irq array indexes in dfl_fpga_set_irq_triggers() Improves comments for NULL fds param in dfl_fpga_set_irq_triggers() --- drivers/fpga/dfl.c | 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++ drivers/fpga/dfl.h | 11 +++++++ 2 files changed, 106 insertions(+) diff --git a/drivers/fpga/dfl.c b/drivers/fpga/dfl.c index 28e2cd8..8dcc4e2 100644 --- a/drivers/fpga/dfl.c +++ b/drivers/fpga/dfl.c @@ -535,6 +535,7 @@ static int build_info_commit_dev(struct build_feature_devs_info *binfo) int i; /* save resource information for each feature */ + feature->dev = fdev; feature->id = finfo->fid; feature->resource_index = index; feature->ioaddr = finfo->ioaddr; @@ -1385,6 +1386,100 @@ int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_cdev *cdev, int num_vfs) } EXPORT_SYMBOL_GPL(dfl_fpga_cdev_config_ports_vf); +static irqreturn_t dfl_irq_handler(int irq, void *arg) +{ + struct eventfd_ctx *trigger = arg; + + eventfd_signal(trigger, 1); + return IRQ_HANDLED; +} + +static int do_set_irq_trigger(struct dfl_feature *feature, unsigned int idx, + int fd) +{ + struct platform_device *pdev = feature->dev; + struct eventfd_ctx *trigger; + int irq, ret; + + if (idx >= feature->nr_irqs) + return -EINVAL; + + irq = feature->irq_ctx[idx].irq; + + if (feature->irq_ctx[idx].trigger) { + free_irq(irq, feature->irq_ctx[idx].trigger); + kfree(feature->irq_ctx[idx].name); + eventfd_ctx_put(feature->irq_ctx[idx].trigger); + feature->irq_ctx[idx].trigger = NULL; + } + + if (fd < 0) + return 0; + + feature->irq_ctx[idx].name = + kasprintf(GFP_KERNEL, "fpga-irq[%u](%s-%llx)", idx, + dev_name(&pdev->dev), + (unsigned long long)feature->id); + if (!feature->irq_ctx[idx].name) + return -ENOMEM; + + trigger = eventfd_ctx_fdget(fd); + if (IS_ERR(trigger)) { + ret = PTR_ERR(trigger); + goto free_name; + } + + ret = request_irq(irq, dfl_irq_handler, 0, + feature->irq_ctx[idx].name, trigger); + if (!ret) { + feature->irq_ctx[idx].trigger = trigger; + return ret; + } + + eventfd_ctx_put(trigger); +free_name: + kfree(feature->irq_ctx[idx].name); + + return ret; +} + +/** + * dfl_fpga_set_irq_triggers - set eventfd triggers for dfl feature interrupts + * + * @feature: dfl sub feature. + * @start: start of irq index in this dfl sub feature. + * @count: number of irqs. + * @fds: eventfds to bind with irqs. + * + * Bind given eventfds with irqs in this dfl sub feature. Use NULL or negative + * fds as parameter to unbind irqs. + * + * Return: 0 on success, negative error code otherwise. + */ +int dfl_fpga_set_irq_triggers(struct dfl_feature *feature, unsigned int start, + unsigned int count, int32_t *fds) +{ + unsigned int i, j; + int ret = 0; + + if (start + count < start || start + count > feature->nr_irqs) + return -EINVAL; + + for (i = 0, j = start; i < count && !ret; i++, j++) { + int fd = fds ? fds[i] : -1; + + ret = do_set_irq_trigger(feature, j, fd); + } + + if (ret) { + for (--j; j >= start; j--) + do_set_irq_trigger(feature, j, -1); + } + + return ret; +} +EXPORT_SYMBOL_GPL(dfl_fpga_set_irq_triggers); + static void __exit dfl_fpga_exit(void) { dfl_chardev_uinit(); diff --git a/drivers/fpga/dfl.h b/drivers/fpga/dfl.h index 6a498cd..6b60077 100644 --- a/drivers/fpga/dfl.h +++ b/drivers/fpga/dfl.h @@ -24,6 +24,8 @@ #include #include #include +#include +#include /* maximum supported number of ports */ #define MAX_DFL_FPGA_PORT_NUM 4 @@ -213,14 +215,19 @@ struct dfl_feature_driver { * struct dfl_feature_irq_ctx - dfl private feature interrupt context * * @irq: Linux IRQ number of this interrupt. + * @trigger: eventfd context to signal when interrupt happens. + * @name: irq name needed when requesting irq. */ struct dfl_feature_irq_ctx { int irq; + struct eventfd_ctx *trigger; + char *name; }; /** * struct dfl_feature - sub feature of the feature devices * + * @dev: ptr to pdev of the feature device which has the sub feature. * @id: sub feature id. * @resource_index: each sub feature has one mmio resource for its registers. * this index is used to find its mmio resource from the @@ -231,6 +238,7 @@ struct dfl_feature_irq_ctx { * @ops: ops of this sub feature. */ struct dfl_feature { + struct platform_device *dev; u64 id; int resource_index; void __iomem *ioaddr; @@ -506,4 +514,7 @@ int dfl_fpga_cdev_release_port(struct dfl_fpga_cdev *cdev, int port_id); int dfl_fpga_cdev_assign_port(struct dfl_fpga_cdev *cdev, int port_id); void dfl_fpga_cdev_config_ports_pf(struct dfl_fpga_cdev *cdev); int dfl_fpga_cdev_config_ports_vf(struct dfl_fpga_cdev *cdev, int num_vf); + +int dfl_fpga_set_irq_triggers(struct dfl_feature *feature, unsigned int start, + unsigned int count, int32_t *fds); #endif /* __FPGA_DFL_H */ -- 2.7.4