Received: by 2002:a25:d783:0:0:0:0:0 with SMTP id o125csp831792ybg; Thu, 19 Mar 2020 09:30:31 -0700 (PDT) X-Google-Smtp-Source: ADFU+vujRVbwCBNK3YL/hFbL5D7EitGFytR0UEPmPnXqt/B5vHwjY6RzmaODof9lDhO7Z0B+7rMB X-Received: by 2002:aca:4e08:: with SMTP id c8mr3018209oib.143.1584635431597; Thu, 19 Mar 2020 09:30:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584635431; cv=none; d=google.com; s=arc-20160816; b=Xg8eraQvPeS8fCixgV7GskHHt9aJbMSODcLJ/h0pE5j0wBrfziqml7lTzspgrsAGil p9YdByyNIHg1Asv7sb6vqkk+bsiR/1S/PZZ9NvA1RxgLlLoc90efFJdHHSQHbNG3KWN4 6Oxh2MvafRGkkgc3dK62VqWgXOhquuqWvfQC7+3g7ofTx/yXHkXYAmakfG2+FL80twwt U6bO8F5A5NzF6qNYjyd4IM2E0xUjPHXpt6ViZtTqu9mGTsLXGlcizUjNu8uuVmNfteWr S47qIUk845RfqwUsEENXLGTLisvUGeAwZUeZd8U6p3kpb6OluFOX2l1sZ7lYXfJjAqk/ ngKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MyfP1blFOrab4WyqXzy5JOOUjA2xY5yyqhrDdYvoBls=; b=Ey13egPLlEqhdHainHrJhgOf/3Z9C1ac2do6zwZX7nhiiQOdl/xdyM6wD2UVtFCDcM 3TSb/eC9nUXokBF4GoaLR5bxMzJuaDIfR19jZ5bSicOEiPoMAgWPRNVUobThhndM0spv kh0AfPONFhBaHd4RxP4aj2k9y2XiG0UjBc2eoi0/9th16NFIoEX0OIOE5vz30afd/L82 xB/U6FwV2cbBa1MRrnOSt5+6zQ9TIA44qk130yTJovNYjwbMh2kqyZqXDIdJBuYewNTO 1V+jfz5QIFVO7BJ06FmnstZsohq71ebrJtGxaPBMCoaqPVSbbexZcWhr9eLkSla6khJ9 7aGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=rnOyG+T6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j23si1496760otp.31.2020.03.19.09.30.19; Thu, 19 Mar 2020 09:30:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=rnOyG+T6; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728292AbgCSQ2k (ORCPT + 99 others); Thu, 19 Mar 2020 12:28:40 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:39598 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727212AbgCSQ2i (ORCPT ); Thu, 19 Mar 2020 12:28:38 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 02JGSNXV088581; Thu, 19 Mar 2020 11:28:23 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1584635303; bh=MyfP1blFOrab4WyqXzy5JOOUjA2xY5yyqhrDdYvoBls=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=rnOyG+T6cph1j1xNKBFtf5pbEipq3AmZQw/e7w6zHQ/4ATcW0wmLciizLSaxmmoiu SubfEqzSNPLOBB3/+0Xswx+Kb6LIwd1Vj9EsOLlbPPvIBPPQ0ywYFZ7VivPwWtTdYv jt7QgHQHLLgNDYmSgK8UlcfEvJo40zyi0cgbhfDA= Received: from DLEE112.ent.ti.com (dlee112.ent.ti.com [157.170.170.23]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 02JGSNvG110774 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 19 Mar 2020 11:28:23 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Thu, 19 Mar 2020 11:28:22 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Thu, 19 Mar 2020 11:28:22 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 02JGSLr6047661; Thu, 19 Mar 2020 11:28:22 -0500 From: Grygorii Strashko To: Peter Ujfalusi , Rob Herring , Tero Kristo , "David S . Miller" , netdev , Roger Quadros , , Jakub Kicinski CC: Murali Karicheri , Sekhar Nori , Kishon Vijay Abraham I , , , Grygorii Strashko Subject: [PATCH net-next v5 04/11] net: ethernet: ti: ale: am65: add support for default thread cfg Date: Thu, 19 Mar 2020 18:27:59 +0200 Message-ID: <20200319162806.25705-5-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200319162806.25705-1-grygorii.strashko@ti.com> References: <20200319162806.25705-1-grygorii.strashko@ti.com> MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for default thread configuration for AM65x CPSW NUSS ALE to allow route all ingress packets to one default RX UDMA flow. Signed-off-by: Grygorii Strashko Tested-by: Murali Karicheri --- drivers/net/ethernet/ti/cpsw_ale.c | 18 ++++++++++++++++++ drivers/net/ethernet/ti/cpsw_ale.h | 2 ++ 2 files changed, 20 insertions(+) diff --git a/drivers/net/ethernet/ti/cpsw_ale.c b/drivers/net/ethernet/ti/cpsw_ale.c index 719e7846127c..0374e6936091 100644 --- a/drivers/net/ethernet/ti/cpsw_ale.c +++ b/drivers/net/ethernet/ti/cpsw_ale.c @@ -44,6 +44,8 @@ #define ALE_UNKNOWNVLAN_FORCE_UNTAG_EGRESS 0x9C #define ALE_VLAN_MASK_MUX(reg) (0xc0 + (0x4 * (reg))) +#define AM65_CPSW_ALE_THREAD_DEF_REG 0x134 + #define ALE_TABLE_WRITE BIT(31) #define ALE_TYPE_FREE 0 @@ -843,6 +845,22 @@ static struct ale_control_info ale_controls[ALE_NUM_CONTROLS] = { .port_shift = 0, .bits = 6, }, + [ALE_DEFAULT_THREAD_ID] = { + .name = "default_thread_id", + .offset = AM65_CPSW_ALE_THREAD_DEF_REG, + .port_offset = 0, + .shift = 0, + .port_shift = 0, + .bits = 6, + }, + [ALE_DEFAULT_THREAD_ENABLE] = { + .name = "default_thread_id_enable", + .offset = AM65_CPSW_ALE_THREAD_DEF_REG, + .port_offset = 0, + .shift = 15, + .port_shift = 0, + .bits = 1, + }, }; int cpsw_ale_control_set(struct cpsw_ale *ale, int port, int control, diff --git a/drivers/net/ethernet/ti/cpsw_ale.h b/drivers/net/ethernet/ti/cpsw_ale.h index eaca73c17ae7..6a3cb6898728 100644 --- a/drivers/net/ethernet/ti/cpsw_ale.h +++ b/drivers/net/ethernet/ti/cpsw_ale.h @@ -66,6 +66,8 @@ enum cpsw_ale_control { ALE_PORT_MACONLY_CAF, ALE_PORT_BCAST_LIMIT, ALE_PORT_MCAST_LIMIT, + ALE_DEFAULT_THREAD_ID, + ALE_DEFAULT_THREAD_ENABLE, ALE_NUM_CONTROLS, }; -- 2.17.1