Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp56488ybb; Thu, 19 Mar 2020 11:34:46 -0700 (PDT) X-Google-Smtp-Source: ADFU+vt62bpr7i3NNUeKlkJflU1oTf5VMVOrE8ijnB6CJSbHoD1+IyFWeJeEpkMpdUzA5y8Urn/N X-Received: by 2002:a05:6830:134b:: with SMTP id r11mr3248103otq.305.1584642885913; Thu, 19 Mar 2020 11:34:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584642885; cv=none; d=google.com; s=arc-20160816; b=k7DtjniWgi0ujB2UBv2BE4FbarnCC+4abz32YX+fiotxFk0Uf3hLVDJkJxghYrN0oA MYl+ylr1NZnAGApfXXpdM6wjSKvdEzYsmnwnHUeKKFtAKPWoMByIuxROdwIKZdazFsIQ tyExFqbxu67bfmMXLGVOL8Xi/Pd0F2wyDWoMmMDQYSHLTnzU65+OgcUPHOTE1COQkuwF oJsRZXgZq30DoIQXegw1vvNVqpdwcxzL59SgSBo2imTjYc74HI2oVQOss3sPwjlo/zSG 6y6T4QpPM+7m4Yie+qZbEtmodx3pXY2g2fvu/RqMgcVJ0pQX1zaKHYBrm95gVh3XGfUD /E3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=uPWry8RY6+hi4eAi0Y1bb3DGJuUvwAMEt6jfhx00FwM=; b=mjdV8Is2hvRbPsXsbz2dkGmIUvSJX+GnYRWZfJqrjIRhucREO9gaFV+K3tP3sUouc7 EHy/DoA2G1ERqFJVrDaWiJ8vN2RHxdx7VVeVJFVpN9pPuw255oz0ac2Uwy0K2/V8Ri2r MDhCXiMbpzIphu1LhnJ4DHSE/QYiM8aM6Ub03E8cR2dG5V55SF1drFyEChM8hCIsalIk 4DpTZEh2VQ86XE6tV/BDlq54JIcGvRX4lIKkEawjJll/t4KNxZcH+105/punMV+BeyxP BIf10jGjzeB4Vlf9pZ6xr3Zy+0w05lYQaXNFKIy7vhMEwW8f9XwwNv/NyOfSZExQa5YZ TTeA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b9si2181060ots.148.2020.03.19.11.34.31; Thu, 19 Mar 2020 11:34:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727282AbgCSSeE (ORCPT + 99 others); Thu, 19 Mar 2020 14:34:04 -0400 Received: from mail-il1-f195.google.com ([209.85.166.195]:45206 "EHLO mail-il1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725787AbgCSSeE (ORCPT ); Thu, 19 Mar 2020 14:34:04 -0400 Received: by mail-il1-f195.google.com with SMTP id m9so3182739ilq.12; Thu, 19 Mar 2020 11:34:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=uPWry8RY6+hi4eAi0Y1bb3DGJuUvwAMEt6jfhx00FwM=; b=K9und+luTVy4/G+VrvPCn7W/giNS7QujmIs4i6w64rJBMAM1i9Khxem4WanFrG/bRd 5Rctr0ea0zrn9sZAWlcWhlNlODrT86xCfjp3k9WJsbFl7VqUajLzw7sKau2H8e7KbF+h XETUey7Cnmd4vfHFAKZEKpYEskwok9nWZPMKQvPYYQydNQLRWbHq+KzwjgHp6Uu/ZiYF w30qQFzZdrYiRR+spKr63DEJ2m9QUts8XzT4xogTdLaXXJDzlIYUHzx2ECj3KLoX/mbo pT4BwVXENACa5FqO7UjZ/H1cnbC9neYBFExZ5P1uu4PfzaaK2j/hKr6T8LXsiAZBSueK XPkA== X-Gm-Message-State: ANhLgQ0/j8jgc7ENBmLVUAUgGHmyuatKlNhok7P7V2fSuH7gd5KMHRCH BShCOG1X5XAYnOC8eNIuLDW/KrY= X-Received: by 2002:a92:9149:: with SMTP id t70mr4864882ild.114.1584642842382; Thu, 19 Mar 2020 11:34:02 -0700 (PDT) Received: from rob-hp-laptop ([64.188.179.250]) by smtp.gmail.com with ESMTPSA id z1sm1124712ilq.83.2020.03.19.11.34.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2020 11:34:01 -0700 (PDT) Received: (nullmailer pid 24310 invoked by uid 1000); Thu, 19 Mar 2020 18:33:58 -0000 Date: Thu, 19 Mar 2020 12:33:58 -0600 From: Rob Herring To: Jitao Shi Cc: Mark Rutland , Matthias Brugger , Daniel Vetter , David Airlie , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, srv_heupstream@mediatek.com, yingjoe.chen@mediatek.com, eddie.huang@mediatek.com, cawa.cheng@mediatek.com, bibby.hsieh@mediatek.com, ck.hu@mediatek.com, stonea168@163.com, huijuan.xie@mediatek.com Subject: Re: [PATCH v13 4/6] dt-bindings: display: mediatek: convert the document format from txt to yaml Message-ID: <20200319183358.GA17237@bogus> References: <20200311071823.117899-1-jitao.shi@mediatek.com> <20200311071823.117899-5-jitao.shi@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200311071823.117899-5-jitao.shi@mediatek.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Mar 11, 2020 at 03:18:21PM +0800, Jitao Shi wrote: > Signed-off-by: Jitao Shi > --- > .../display/mediatek/mediatek,dpi.txt | 45 -------- > .../display/mediatek/mediatek,dpi.yaml | 103 ++++++++++++++++++ > 2 files changed, 103 insertions(+), 45 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > deleted file mode 100644 > index 2dfb50a7321e..000000000000 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > +++ /dev/null > @@ -1,45 +0,0 @@ > -Mediatek DPI Device > -=================== > - > -The Mediatek DPI function block is a sink of the display subsystem and > -provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel > -output bus. > - > -Required properties: > -- compatible: "mediatek,-dpi" > - the supported chips are mt2701 , mt8173 and mt8183. > -- reg: Physical base address and length of the controller's registers > -- interrupts: The interrupt signal from the function block. > -- clocks: device clocks > - See Documentation/devicetree/bindings/clock/clock-bindings.txt for details. > -- clock-names: must contain "pixel", "engine", and "pll" > -- port: Output port node with endpoint definitions as described in > - Documentation/devicetree/bindings/graph.txt. This port should be connected > - to the input port of an attached HDMI or LVDS encoder chip. > - > -Optional properties: > -- pinctrl-names: Contain "default" and "sleep". > - pinctrl-names see Documentation/devicetree/bindings/pinctrlpinctrl-bindings.txt > -- pclk-sample: refer Documentation/devicetree/bindings/media/video-interfaces.txt. > - > -Example: > - > -dpi0: dpi@1401d000 { > - compatible = "mediatek,mt8173-dpi"; > - reg = <0 0x1401d000 0 0x1000>; > - interrupts = ; > - clocks = <&mmsys CLK_MM_DPI_PIXEL>, > - <&mmsys CLK_MM_DPI_ENGINE>, > - <&apmixedsys CLK_APMIXED_TVDPLL>; > - clock-names = "pixel", "engine", "pll"; > - pinctrl-names = "default", "sleep"; > - pinctrl-0 = <&dpi_pin_func>; > - pinctrl-1 = <&dpi_pin_idle>; > - > - port { > - dpi0_out: endpoint { > - pclk-sample = <0>; > - remote-endpoint = <&hdmi0_in>; > - }; > - }; > -}; > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > new file mode 100644 > index 000000000000..d65543e3bf8c > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > @@ -0,0 +1,103 @@ > +# SPDX-License-Identifier: GPL-2.0 > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/mediatek/mediatek,dpi.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: mediatek DPI Controller Device Tree Bindings > + > +maintainers: > + - CK Hu > + - Jitao shi > + > +description: | > + The Mediatek DPI function block is a sink of the display subsystem and > + provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel > + output bus. > + > +properties: > + compatible: > + enum: > + - mediatek,mt2701-dpi > + - mediatek,mt8173-dpi > + - mediatek,mt8183-dpi > + > + reg: > + maxItems: 1 > + > + interrupts: > + maxItems: 1 > + > + clocks: > + items: > + - description: Pixel Clock > + - description: Engine Clock > + - description: DPI PLL > + > + clock-names: > + items: > + - const: pixel > + - const: engine > + - const: pll > + > + pinctrl-0: true > + pinctrl-1: true > + > + pinctrl-names: > + items: > + - const: default > + - const: sleep > + > + port@0: > + type: object > + description: > + Output port node with endpoint definitions as described in > + Documentation/devicetree/bindings/graph.txt. This port should be connected > + to the input port of an attached HDMI or LVDS encoder chip. > + > + properties: > + endpoint: > + type: object > + > + properties: > + pclk-sample: > + items: > + - description: refer Documentation/devicetree/bindings/media/video-interfaces.txt. This is not an array. Just 'pclk-sample: true' if both values are allowed or 'const: 0|1' if only one value is allowed. > + > +required: > + - compatible > + - reg > + - interrupts > + - clocks > + - clock-names > + - port@0 > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + #include > + #include > + dpi0: dpi@1401d000 { > + compatible = "mediatek,mt8173-dpi"; > + reg = <0 0x1401d000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DPI_PIXEL>, > + <&mmsys CLK_MM_DPI_ENGINE>, > + <&apmixedsys CLK_APMIXED_TVDPLL>; > + clock-names = "pixel", "engine", "pll"; > + pinctrl-names = "default", "sleep"; > + pinctrl-0 = <&dpi_pin_func>; > + pinctrl-1 = <&dpi_pin_idle>; > + > + port@0 { > + dpi0_out: endpoint { > + pclk-sample = <0>; > + remote-endpoint = <&hdmi0_in>; > + }; > + }; > + }; > + > +... > -- > 2.21.0