Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp710365ybb; Fri, 20 Mar 2020 06:54:17 -0700 (PDT) X-Google-Smtp-Source: ADFU+vvCEyTc1lE5k2E2vfRW8TpKwikTOTXlH1ijm0sVcr+XfSeD5jITrawy7uR61BEyROM4seLZ X-Received: by 2002:a05:6830:3151:: with SMTP id c17mr7123650ots.310.1584712457292; Fri, 20 Mar 2020 06:54:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584712457; cv=none; d=google.com; s=arc-20160816; b=Pqm+vl4CbkSw4cQ3/7d+qmAqJoGhADte+UO6ACcoNQ9XscgaLNF9Z61m45d9EwUgxa 2ZtP5UsdDZay7CV3TA7rpYPz0kU/daxsnUqknd6BWQUpoddqyku365bZy0Jq3CaP/+Pr OZxqLdjhSaQneyN0GeyBDI6He60fLTsLWadk6C9G6w94P01kLRnFZ4W0uiIh1fLUv+K7 jSjWlDbe8NxRgj2hvJZPbCkFA+zFj+tOOowbYdaMeErHYV0KHYeVLFRRZ9asboy+Zbio 7xpedbtysHAnxrX3XTONzlRc2UW9SpCKLFpbxxMn9XkH/c63H/zpqlCpDGulU+ODhvHM DCfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=VaIGmYuPkiMh6uVRSmmnLwttctuZ3vlTDntyezE2A0g=; b=YZllpr4aVp4Lzh1G2hX87dloG4xdOORsf8AeGFynou+gO8Ot8fPgftgxmf2jQsU+KJ KhmMAs/KB6LsNweeZScC+cdIVK9gxCWLr0oCOKWQOhXUGDqVKRPwtUN1S4lJ+NDE/TTc yuTdTbl2GrAdEOzxzU3pm5ddD7jYSNY6hkpSs/GC+NnA/e6wExciViDbiMgLNNO4Efl9 3UcMtX0jUtiMts0NdKyb4C0VrGtOmzr4sp18dyO2PWt5sVm+jfv8TXHanpFRYnX2GXMZ tNWZqVoYa3aZJ/I9xmg7dU4BFqGoF2/wqlKYuhcG6iWBx6SX6wAOODMQvAf1NekTMvrv BsJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=o9j9B6dv; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u3si3244897oth.152.2020.03.20.06.54.03; Fri, 20 Mar 2020 06:54:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=o9j9B6dv; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726935AbgCTNxj (ORCPT + 99 others); Fri, 20 Mar 2020 09:53:39 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:44613 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726666AbgCTNxj (ORCPT ); Fri, 20 Mar 2020 09:53:39 -0400 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 02KDcM9I011343; Fri, 20 Mar 2020 14:53:24 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=subject : to : cc : references : from : message-id : date : mime-version : in-reply-to : content-type : content-transfer-encoding; s=STMicroelectronics; bh=VaIGmYuPkiMh6uVRSmmnLwttctuZ3vlTDntyezE2A0g=; b=o9j9B6dvBBwMlbcDUiMoE01L6RcV9RTNG39ZfddjX67aO/sAzsL7X6ksO4jR3AtOoAMW nZBGYcpQC+khycQ7eEPhE8q82g4yJJ0RR7WfW3MFMY2IfnMIJnXm6ju/ODhu2X6utr1T h33S9nX0o2RHHJsLhqsIOqZJ2sbydwCBxU12soENHtCSulWDT8Vdg4SW8/nL4MQn2doi ZVjtMkPjjduDBs5KMGO5h3jvyPiYNNL+Pf5f5v7/L4HKsA+SF3aTjCjdPO7zh/aTnaFm JVesJpYko8xPACWQmhdTMG08+2oynGDYDXUqM0fJqmgWKIaUoYGQFomvlYxcSE/171pr /w== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2yu8etr33c-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 20 Mar 2020 14:53:24 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 7D9FE100038; Fri, 20 Mar 2020 14:53:20 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 4FE952B0D69; Fri, 20 Mar 2020 14:53:17 +0100 (CET) Received: from lmecxl0995.lme.st.com (10.75.127.49) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Mar 2020 14:53:16 +0100 Subject: Re: [PATCH] spi: stm32: Fix comments compilation warnings To: Alain Volmat , CC: , , , , , , References: <1584711857-9162-1-git-send-email-alain.volmat@st.com> From: Amelie DELAUNAY Message-ID: <57ccd75c-1dbd-58d4-9f63-c72befe4c79e@st.com> Date: Fri, 20 Mar 2020 14:53:15 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.4.1 MIME-Version: 1.0 In-Reply-To: <1584711857-9162-1-git-send-email-alain.volmat@st.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG6NODE1.st.com (10.75.127.16) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.138,18.0.645 definitions=2020-03-20_04:2020-03-20,2020-03-20 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Alain, On 3/20/20 2:44 PM, Alain Volmat wrote: > Fix all functions and structure descriptions to have the driver > warning free when built with W=1. > > Signed-off-by: Alain Volmat Thanks for the cleaning :) Reviewed-by: Amelie Delaunay > --- > drivers/spi/spi-stm32.c | 62 +++++++++++++++++++++++++++++++++++-------------- > 1 file changed, 45 insertions(+), 17 deletions(-) > > diff --git a/drivers/spi/spi-stm32.c b/drivers/spi/spi-stm32.c > index e041f9c4ec47..44ac6eb3298d 100644 > --- a/drivers/spi/spi-stm32.c > +++ b/drivers/spi/spi-stm32.c > @@ -175,7 +175,7 @@ > #define SPI_DMA_MIN_BYTES 16 > > /** > - * stm32_spi_reg - stm32 SPI register & bitfield desc > + * struct stm32_spi_reg - stm32 SPI register & bitfield desc > * @reg: register offset > * @mask: bitfield mask > * @shift: left shift > @@ -187,16 +187,16 @@ struct stm32_spi_reg { > }; > > /** > - * stm32_spi_regspec - stm32 registers definition, compatible dependent data > - * en: enable register and SPI enable bit > - * dma_rx_en: SPI DMA RX enable register end SPI DMA RX enable bit > - * dma_tx_en: SPI DMA TX enable register end SPI DMA TX enable bit > - * cpol: clock polarity register and polarity bit > - * cpha: clock phase register and phase bit > - * lsb_first: LSB transmitted first register and bit > - * br: baud rate register and bitfields > - * rx: SPI RX data register > - * tx: SPI TX data register > + * struct stm32_spi_regspec - stm32 registers definition, compatible dependent data > + * @en: enable register and SPI enable bit > + * @dma_rx_en: SPI DMA RX enable register end SPI DMA RX enable bit > + * @dma_tx_en: SPI DMA TX enable register end SPI DMA TX enable bit > + * @cpol: clock polarity register and polarity bit > + * @cpha: clock phase register and phase bit > + * @lsb_first: LSB transmitted first register and bit > + * @br: baud rate register and bitfields > + * @rx: SPI RX data register > + * @tx: SPI TX data register > */ > struct stm32_spi_regspec { > const struct stm32_spi_reg en; > @@ -213,7 +213,7 @@ struct stm32_spi_regspec { > struct stm32_spi; > > /** > - * stm32_spi_cfg - stm32 compatible configuration data > + * struct stm32_spi_cfg - stm32 compatible configuration data > * @regs: registers descriptions > * @get_fifo_size: routine to get fifo size > * @get_bpw_mask: routine to get bits per word mask > @@ -223,13 +223,13 @@ struct stm32_spi; > * @set_mode: routine to configure registers to desired mode > * @set_data_idleness: optional routine to configure registers to desired idle > * time between frames (if driver has this functionality) > - * set_number_of_data: optional routine to configure registers to desired > + * @set_number_of_data: optional routine to configure registers to desired > * number of data (if driver has this functionality) > * @can_dma: routine to determine if the transfer is eligible for DMA use > * @transfer_one_dma_start: routine to start transfer a single spi_transfer > * using DMA > - * @dma_rx cb: routine to call after DMA RX channel operation is complete > - * @dma_tx cb: routine to call after DMA TX channel operation is complete > + * @dma_rx_cb: routine to call after DMA RX channel operation is complete > + * @dma_tx_cb: routine to call after DMA TX channel operation is complete > * @transfer_one_irq: routine to configure interrupts for driver > * @irq_handler_event: Interrupt handler for SPI controller events > * @irq_handler_thread: thread of interrupt handler for SPI controller > @@ -587,6 +587,7 @@ static void stm32f4_spi_read_rx(struct stm32_spi *spi) > /** > * stm32h7_spi_read_rxfifo - Read bytes in Receive Data Register > * @spi: pointer to the spi controller data structure > + * @flush: boolean indicating that FIFO should be flushed > * > * Write in rx_buf depends on remaining bytes to avoid to write beyond > * rx_buf end. > @@ -756,6 +757,9 @@ static void stm32h7_spi_disable(struct stm32_spi *spi) > > /** > * stm32_spi_can_dma - Determine if the transfer is eligible for DMA use > + * @master: controller master interface > + * @spi_dev: pointer to the spi device > + * @transfer: pointer to spi transfer > * > * If driver has fifo and the current transfer size is greater than fifo size, > * use DMA. Otherwise use DMA for transfer longer than defined DMA min bytes. > @@ -974,6 +978,8 @@ static irqreturn_t stm32h7_spi_irq_thread(int irq, void *dev_id) > > /** > * stm32_spi_prepare_msg - set up the controller to transfer a single message > + * @master: controller master interface > + * @msg: pointer to spi message > */ > static int stm32_spi_prepare_msg(struct spi_master *master, > struct spi_message *msg) > @@ -1026,6 +1032,7 @@ static int stm32_spi_prepare_msg(struct spi_master *master, > > /** > * stm32f4_spi_dma_tx_cb - dma callback > + * @data: pointer to the spi controller data structure > * > * DMA callback is called when the transfer is complete for DMA TX channel. > */ > @@ -1041,6 +1048,7 @@ static void stm32f4_spi_dma_tx_cb(void *data) > > /** > * stm32f4_spi_dma_rx_cb - dma callback > + * @data: pointer to the spi controller data structure > * > * DMA callback is called when the transfer is complete for DMA RX channel. > */ > @@ -1054,6 +1062,7 @@ static void stm32f4_spi_dma_rx_cb(void *data) > > /** > * stm32h7_spi_dma_cb - dma callback > + * @data: pointer to the spi controller data structure > * > * DMA callback is called when the transfer is complete or when an error > * occurs. If the transfer is complete, EOT flag is raised. > @@ -1079,6 +1088,9 @@ static void stm32h7_spi_dma_cb(void *data) > /** > * stm32_spi_dma_config - configure dma slave channel depending on current > * transfer bits_per_word. > + * @spi: pointer to the spi controller data structure > + * @dma_conf: pointer to the dma_slave_config structure > + * @dir: direction of the dma transfer > */ > static void stm32_spi_dma_config(struct stm32_spi *spi, > struct dma_slave_config *dma_conf, > @@ -1126,6 +1138,7 @@ static void stm32_spi_dma_config(struct stm32_spi *spi, > /** > * stm32f4_spi_transfer_one_irq - transfer a single spi_transfer using > * interrupts > + * @spi: pointer to the spi controller data structure > * > * It must returns 0 if the transfer is finished or 1 if the transfer is still > * in progress. > @@ -1166,6 +1179,7 @@ static int stm32f4_spi_transfer_one_irq(struct stm32_spi *spi) > /** > * stm32h7_spi_transfer_one_irq - transfer a single spi_transfer using > * interrupts > + * @spi: pointer to the spi controller data structure > * > * It must returns 0 if the transfer is finished or 1 if the transfer is still > * in progress. > @@ -1207,6 +1221,7 @@ static int stm32h7_spi_transfer_one_irq(struct stm32_spi *spi) > /** > * stm32f4_spi_transfer_one_dma_start - Set SPI driver registers to start > * transfer using DMA > + * @spi: pointer to the spi controller data structure > */ > static void stm32f4_spi_transfer_one_dma_start(struct stm32_spi *spi) > { > @@ -1227,6 +1242,7 @@ static void stm32f4_spi_transfer_one_dma_start(struct stm32_spi *spi) > /** > * stm32h7_spi_transfer_one_dma_start - Set SPI driver registers to start > * transfer using DMA > + * @spi: pointer to the spi controller data structure > */ > static void stm32h7_spi_transfer_one_dma_start(struct stm32_spi *spi) > { > @@ -1243,6 +1259,8 @@ static void stm32h7_spi_transfer_one_dma_start(struct stm32_spi *spi) > > /** > * stm32_spi_transfer_one_dma - transfer a single spi_transfer using DMA > + * @spi: pointer to the spi controller data structure > + * @xfer: pointer to the spi_transfer structure > * > * It must returns 0 if the transfer is finished or 1 if the transfer is still > * in progress. > @@ -1405,7 +1423,7 @@ static void stm32_spi_set_mbr(struct stm32_spi *spi, u32 mbrdiv) > /** > * stm32_spi_communication_type - return transfer communication type > * @spi_dev: pointer to the spi device > - * transfer: pointer to spi transfer > + * @transfer: pointer to spi transfer > */ > static unsigned int stm32_spi_communication_type(struct spi_device *spi_dev, > struct spi_transfer *transfer) > @@ -1522,7 +1540,7 @@ static void stm32h7_spi_data_idleness(struct stm32_spi *spi, u32 len) > /** > * stm32h7_spi_number_of_data - configure number of data at current transfer > * @spi: pointer to the spi controller data structure > - * @len: transfer length > + * @nb_words: transfer length (in words) > */ > static int stm32h7_spi_number_of_data(struct stm32_spi *spi, u32 nb_words) > { > @@ -1546,6 +1564,9 @@ static int stm32h7_spi_number_of_data(struct stm32_spi *spi, u32 nb_words) > * stm32_spi_transfer_one_setup - common setup to transfer a single > * spi_transfer either using DMA or > * interrupts. > + * @spi: pointer to the spi controller data structure > + * @spi_dev: pointer to the spi device > + * @transfer: pointer to spi transfer > */ > static int stm32_spi_transfer_one_setup(struct stm32_spi *spi, > struct spi_device *spi_dev, > @@ -1625,6 +1646,9 @@ static int stm32_spi_transfer_one_setup(struct stm32_spi *spi, > > /** > * stm32_spi_transfer_one - transfer a single spi_transfer > + * @master: controller master interface > + * @spi_dev: pointer to the spi device > + * @transfer: pointer to spi transfer > * > * It must return 0 if the transfer is finished or 1 if the transfer is still > * in progress. > @@ -1658,6 +1682,8 @@ static int stm32_spi_transfer_one(struct spi_master *master, > > /** > * stm32_spi_unprepare_msg - relax the hardware > + * @master: controller master interface > + * @msg: pointer to the spi message > */ > static int stm32_spi_unprepare_msg(struct spi_master *master, > struct spi_message *msg) > @@ -1671,6 +1697,7 @@ static int stm32_spi_unprepare_msg(struct spi_master *master, > > /** > * stm32f4_spi_config - Configure SPI controller as SPI master > + * @spi: pointer to the spi controller data structure > */ > static int stm32f4_spi_config(struct stm32_spi *spi) > { > @@ -1701,6 +1728,7 @@ static int stm32f4_spi_config(struct stm32_spi *spi) > > /** > * stm32h7_spi_config - Configure SPI controller as SPI master > + * @spi: pointer to the spi controller data structure > */ > static int stm32h7_spi_config(struct stm32_spi *spi) > { >