Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp929117ybb; Fri, 20 Mar 2020 10:22:55 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsbECxZ2vgqPT3FcgBwfsJMy8JdyQpbDMMBR46/QX7VCNg2zRBSRm86tpOLtYfbOwBosmDZ X-Received: by 2002:aca:4d86:: with SMTP id a128mr7501398oib.96.1584724975475; Fri, 20 Mar 2020 10:22:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584724975; cv=none; d=google.com; s=arc-20160816; b=e/BLMvxUwPfOKE3TQOwJvx1KOp1+sMKTXFqL+VbxlUwgBg2oV8TVMuHMHMDgwbsyCZ cZtRvzDmlm2nIN8oPc994dJtEYlrIUPfIaLlGorGoKm94x9/gBqUBBLrNjtZwOXJN+F9 Durm8cdfaElKeET4gHy0YRKLhmwBvruJ2mKuBFozl0m3xI7WYKjIOwnDs/LGMHr2U7UO bNTJEgXlF1JpA9f+QdAQtiMwPxRCjhrQdF43hkHd6rmLKOxW7SyipajcDJx488eMN9nr z0ozEPoiraGnR12fre8fypGLwysKgNjkue5KdplqnvgAQXcHdA5uhBifhzbkK2OyRk+P F3Mg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=VCa3c8SLofrBi1mR3QyZkP4WcrJFfkDhYN18PhQu/gU=; b=ItDTONWF0gsB8c+/NSm+sx3Z5qLYUstmZ+glfWvoTJrXjXWhp01UxlSwN+yDKU5Q4Q yjzOWfqSO7V/ByCNQPCTobmgVMQivPm+CVrOsYeZuO0Pn9QDT3SpRGABSOt7l/OKsDz0 7hZimpOhN9xn57SYyBTfkCldf9PfjSzs4Rk0u229SmPmnsS9ERglsgFKJn3Xm+ZIyD0x lkOUQjkOb6W8vdEQPi1f2QfkzSxkgGjs26Ga/gfpB8yHgCJEp1oI9i/I41E59P3MAsmv U8vxHc7pd6l9fr0Esr3y5NCOWq1UjaYTJpfF+gzM0f9npLDXiJrqcTQDCDY4qFodEFxj tYzg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j22si2536521otk.107.2020.03.20.10.22.36; Fri, 20 Mar 2020 10:22:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727047AbgCTRUH convert rfc822-to-8bit (ORCPT + 99 others); Fri, 20 Mar 2020 13:20:07 -0400 Received: from relay7-d.mail.gandi.net ([217.70.183.200]:37759 "EHLO relay7-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726801AbgCTRUG (ORCPT ); Fri, 20 Mar 2020 13:20:06 -0400 X-Originating-IP: 91.224.148.103 Received: from xps13 (unknown [91.224.148.103]) (Authenticated sender: miquel.raynal@bootlin.com) by relay7-d.mail.gandi.net (Postfix) with ESMTPSA id CD39D20010; Fri, 20 Mar 2020 17:20:03 +0000 (UTC) Date: Fri, 20 Mar 2020 18:20:02 +0100 From: Miquel Raynal To: Yoshio Furuyama Cc: vigneshr@ti.com, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org Subject: Re: [PATCH v3] mtd: rawnand: toshiba: Support actual bitflips for BENAND (Built-in ECC NAND) Message-ID: <20200320182002.4573fa61@xps13> In-Reply-To: <1583907583-5967-1-git-send-email-ytc-mb-yfuruyama7@kioxia.com> References: <1583907583-5967-1-git-send-email-ytc-mb-yfuruyama7@kioxia.com> Organization: Bootlin X-Mailer: Claws Mail 3.17.4 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Yoshio, Yoshio Furuyama wrote on Wed, 11 Mar 2020 15:19:43 +0900: The title is misleading, would it be better: "Support reading the number of bitflips" > Add support vendor specific commands for KIOXIA CORPORATION BENAND. > The actual bitflips number can be get by this command. retrieved? > > Signed-off-by: Yoshio Furuyama > --- > changelog[v3]:Tested version. > original patch:"[RFC,v2] mtd: nand: toshiba: Add support for ->exec_op()". > > drivers/mtd/nand/raw/nand_toshiba.c | 55 +++++++++++++++++++++++++++++++++++-- > 1 file changed, 53 insertions(+), 2 deletions(-) > > diff --git a/drivers/mtd/nand/raw/nand_toshiba.c b/drivers/mtd/nand/raw/nand_toshiba.c > index 9c03fbb..10fcfbd 100644 > --- a/drivers/mtd/nand/raw/nand_toshiba.c > +++ b/drivers/mtd/nand/raw/nand_toshiba.c > @@ -14,14 +14,65 @@ > /* Recommended to rewrite for BENAND */ > #define TOSHIBA_NAND_STATUS_REWRITE_RECOMMENDED BIT(3) > > +/* ECC Status Read Command for BENAND */ > +#define TOSHIBA_NAND_CMD_ECC_STATUS_READ 0x7A > + > +/* ECC Status Mask for BENAND */ > +#define TOSHIBA_NAND_ECC_STATUS_MASK 0x0F > + > +/* Uncorrectable Error for BENAND */ > +#define TOSHIBA_NAND_ECC_STATUS_UNCORR 0x0F > + > +static int toshiba_nand_benand_read_eccstatus_op(struct nand_chip *chip, > + u8 *buf) > +{ > + u8 *ecc_status = buf; > + > + if (nand_has_exec_op(chip)) { > + const struct nand_sdr_timings *sdr = > + nand_get_sdr_timings(&chip->data_interface); > + struct nand_op_instr instrs[] = { > + NAND_OP_CMD(TOSHIBA_NAND_CMD_ECC_STATUS_READ, > + PSEC_TO_NSEC(sdr->tADL_min)), > + NAND_OP_8BIT_DATA_IN(chip->ecc.steps, ecc_status, 0), > + }; > + struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); > + > + return nand_exec_op(chip, &op); > + } > + > + return -ENOTSUPP; > +} > + > static int toshiba_nand_benand_eccstatus(struct nand_chip *chip) > { > struct mtd_info *mtd = nand_to_mtd(chip); > int ret; > unsigned int max_bitflips = 0; > - u8 status; > + u8 status, ecc_status[8]; Shall we define this ^ ? It is strange to have the number of steps hardcoded this way. > > /* Check Status */ > + ret = toshiba_nand_benand_read_eccstatus_op(chip, ecc_status); > + if (!ret) { > + unsigned int i, bitflips = 0; > + > + for (i = 0; i < chip->ecc.steps; i++) { > + bitflips = ecc_status[i] & TOSHIBA_NAND_ECC_STATUS_MASK; > + if (bitflips == TOSHIBA_NAND_ECC_STATUS_UNCORR) { > + mtd->ecc_stats.failed++; > + } else { > + mtd->ecc_stats.corrected += bitflips; > + max_bitflips = max(max_bitflips, bitflips); > + } > + } > + > + return max_bitflips; > + } > + > + /* > + * Fallback to regular status check if > + * toshiba_nand_benand_read_eccstatus_op() failed. > + */ > ret = nand_status_op(chip, &status); > if (ret) > return ret; > @@ -108,7 +159,7 @@ static void toshiba_nand_decode_id(struct nand_chip *chip) > */ > if (chip->id.len >= 6 && nand_is_slc(chip) && > (chip->id.data[5] & 0x7) == 0x6 /* 24nm */ && > - !(chip->id.data[4] & 0x80) /* !BENAND */) { > + !(chip->id.data[4] & TOSHIBA_NAND_ID4_IS_BENAND) /* !BENAND */) { > memorg->oobsize = 32 * memorg->pagesize >> 9; > mtd->oobsize = memorg->oobsize; > } Looks fine otherwise. Thanks, Miquèl