Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   Jiaxun Yang <jiaxun.yang@flygoat.com>
To:     linux-mips@vger.kernel.org
Cc:     Jiaxun Yang <jiaxun.yang@flygoat.com>,
        Huacai Chen <chenhc@lemote.com>, Marc Zyngier <maz@kernel.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        Jason Cooper <jason@lakedaemon.net>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
        Mauro Carvalho Chehab <mchehab+samsung@kernel.org>,
        "David S. Miller" <davem@davemloft.net>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Jonathan Cameron <Jonathan.Cameron@huawei.com>,
        Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Message-ID: <20200325035537.156911-2-jiaxun.yang@flygoat.com>
Subject: [PATCH v8 01/11] irqchip: Add driver for Loongson I/O Local Interrupt Controller
Date:   Wed, 25 Mar 2020 11:54:54 +0800
In-Reply-To: <20200325035537.156911-1-jiaxun.yang@flygoat.com>
References: <20200325035537.156911-1-jiaxun.yang@flygoat.com>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=utf8
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

This controller appeared on Loongson family of chips as the primary
package interrupt source.

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Co-developed-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Huacai Chen <chenhc@lemote.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
---
v4-v5:
=09Resolve suggestions from maz:
=09=09- Remove DT validation
=09=09- Simplify unnucessary functions & variables
---
 drivers/irqchip/Kconfig                |   9 +
 drivers/irqchip/Makefile               |   1 +
 drivers/irqchip/irq-loongson-liointc.c | 261 +++++++++++++++++++++++++
 3 files changed, 271 insertions(+)
 create mode 100644 drivers/irqchip/irq-loongson-liointc.c

diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig
index 6d397732138d..c609eaa319d2 100644
--- a/drivers/irqchip/Kconfig
+++ b/drivers/irqchip/Kconfig
@@ -513,4 +513,13 @@ config EXYNOS_IRQ_COMBINER
 =09  Say yes here to add support for the IRQ combiner devices embedded
 =09  in Samsung Exynos chips.
=20
+config LOONGSON_LIOINTC
+=09bool "Loongson Local I/O Interrupt Controller"
+=09depends on MACH_LOONGSON64
+=09default y
+=09select IRQ_DOMAIN
+=09select GENERIC_IRQ_CHIP
+=09help
+=09  Support for the Loongson Local I/O Interrupt Controller.
+
 endmenu
diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile
index eae0d78cbf22..5e7678efdfe6 100644
--- a/drivers/irqchip/Makefile
+++ b/drivers/irqchip/Makefile
@@ -105,3 +105,4 @@ obj-$(CONFIG_MADERA_IRQ)=09=09+=3D irq-madera.o
 obj-$(CONFIG_LS1X_IRQ)=09=09=09+=3D irq-ls1x.o
 obj-$(CONFIG_TI_SCI_INTR_IRQCHIP)=09+=3D irq-ti-sci-intr.o
 obj-$(CONFIG_TI_SCI_INTA_IRQCHIP)=09+=3D irq-ti-sci-inta.o
+obj-$(CONFIG_LOONGSON_LIOINTC)=09=09+=3D irq-loongson-liointc.o
diff --git a/drivers/irqchip/irq-loongson-liointc.c b/drivers/irqchip/irq-l=
oongson-liointc.c
new file mode 100644
index 000000000000..18de2c09ece4
--- /dev/null
+++ b/drivers/irqchip/irq-loongson-liointc.c
@@ -0,0 +1,261 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ *  Copyright (C) 2020, Jiaxun Yang <jiaxun.yang@flygoat.com>
+ *  Loongson Local IO Interrupt Controller support
+ */
+
+#include <linux/errno.h>
+#include <linux/init.h>
+#include <linux/types.h>
+#include <linux/interrupt.h>
+#include <linux/ioport.h>
+#include <linux/irqchip.h>
+#include <linux/of_address.h>
+#include <linux/of_irq.h>
+#include <linux/io.h>
+#include <linux/smp.h>
+#include <linux/irqchip/chained_irq.h>
+
+#include <boot_param.h>
+
+#define LIOINTC_CHIP_IRQ=0932
+#define LIOINTC_NUM_PARENT 4
+
+#define LIOINTC_INTC_CHIP_START=090x20
+
+#define LIOINTC_REG_INTC_STATUS=09(LIOINTC_INTC_CHIP_START + 0x20)
+#define LIOINTC_REG_INTC_EN_STATUS=09(LIOINTC_INTC_CHIP_START + 0x04)
+#define LIOINTC_REG_INTC_ENABLE=09(LIOINTC_INTC_CHIP_START + 0x08)
+#define LIOINTC_REG_INTC_DISABLE=09(LIOINTC_INTC_CHIP_START + 0x0c)
+#define LIOINTC_REG_INTC_POL=09(LIOINTC_INTC_CHIP_START + 0x10)
+#define LIOINTC_REG_INTC_EDGE=09(LIOINTC_INTC_CHIP_START + 0x14)
+
+#define LIOINTC_SHIFT_INTx=094
+
+struct liointc_handler_data {
+=09struct liointc_priv=09*priv;
+=09u32=09=09=09parent_int_map;
+};
+
+struct liointc_priv {
+=09struct irq_chip_generic=09=09*gc;
+=09struct liointc_handler_data=09handler[LIOINTC_NUM_PARENT];
+=09u8=09=09=09=09map_cache[LIOINTC_CHIP_IRQ];
+};
+
+static void liointc_chained_handle_irq(struct irq_desc *desc)
+{
+=09struct liointc_handler_data *handler =3D irq_desc_get_handler_data(desc=
);
+=09struct irq_chip *chip =3D irq_desc_get_chip(desc);
+=09struct irq_chip_generic *gc =3D handler->priv->gc;
+=09u32 pending;
+
+=09chained_irq_enter(chip, desc);
+
+=09pending =3D readl(gc->reg_base + LIOINTC_REG_INTC_STATUS);
+
+=09if (!pending)
+=09=09spurious_interrupt();
+
+=09while (pending) {
+=09=09int bit =3D __ffs(pending);
+
+=09=09generic_handle_irq(irq_find_mapping(gc->domain, bit));
+=09=09pending &=3D ~BIT(bit);
+=09}
+
+=09chained_irq_exit(chip, desc);
+}
+
+static void liointc_set_bit(struct irq_chip_generic *gc,
+=09=09=09=09unsigned int offset,
+=09=09=09=09u32 mask, bool set)
+{
+=09if (set)
+=09=09writel(readl(gc->reg_base + offset) | mask,
+=09=09=09=09gc->reg_base + offset);
+=09else
+=09=09writel(readl(gc->reg_base + offset) & ~mask,
+=09=09=09=09gc->reg_base + offset);
+}
+
+static int liointc_set_type(struct irq_data *data, unsigned int type)
+{
+=09struct irq_chip_generic *gc =3D irq_data_get_irq_chip_data(data);
+=09u32 mask =3D data->mask;
+=09unsigned long flags;
+
+=09irq_gc_lock_irqsave(gc, flags);
+=09switch (type) {
+=09case IRQ_TYPE_LEVEL_HIGH:
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_EDGE, mask, false);
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_POL, mask, true);
+=09=09break;
+=09case IRQ_TYPE_LEVEL_LOW:
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_EDGE, mask, false);
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_POL, mask, false);
+=09=09break;
+=09case IRQ_TYPE_EDGE_RISING:
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_EDGE, mask, true);
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_POL, mask, true);
+=09=09break;
+=09case IRQ_TYPE_EDGE_FALLING:
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_EDGE, mask, true);
+=09=09liointc_set_bit(gc, LIOINTC_REG_INTC_POL, mask, false);
+=09=09break;
+=09default:
+=09=09return -EINVAL;
+=09}
+=09irq_gc_unlock_irqrestore(gc, flags);
+
+=09irqd_set_trigger_type(data, type);
+=09return 0;
+}
+
+static void liointc_resume(struct irq_chip_generic *gc)
+{
+=09struct liointc_priv *priv =3D gc->private;
+=09unsigned long flags;
+=09int i;
+
+=09irq_gc_lock_irqsave(gc, flags);
+=09/* Disable all at first */
+=09writel(0xffffffff, gc->reg_base + LIOINTC_REG_INTC_DISABLE);
+=09/* Revert map cache */
+=09for (i =3D 0; i < LIOINTC_CHIP_IRQ; i++)
+=09=09writeb(priv->map_cache[i], gc->reg_base + i);
+=09/* Revert mask cache */
+=09writel(~gc->mask_cache, gc->reg_base + LIOINTC_REG_INTC_ENABLE);
+=09irq_gc_unlock_irqrestore(gc, flags);
+}
+
+static const char * const parent_names[] =3D {"int0", "int1", "int2", "int=
3"};
+
+int __init liointc_of_init(struct device_node *node,
+=09=09=09=09struct device_node *parent)
+{
+=09struct irq_chip_generic *gc;
+=09struct irq_domain *domain;
+=09struct irq_chip_type *ct;
+=09struct liointc_priv *priv;
+=09void __iomem *base;
+=09u32 of_parent_int_map[LIOINTC_NUM_PARENT];
+=09int parent_irq[LIOINTC_NUM_PARENT];
+=09bool have_parent =3D FALSE;
+=09int sz, i, err =3D 0;
+
+=09priv =3D kzalloc(sizeof(*priv), GFP_KERNEL);
+=09if (!priv)
+=09=09return -ENOMEM;
+
+=09base =3D of_iomap(node, 0);
+=09if (!base) {
+=09=09err =3D -ENODEV;
+=09=09goto out_free_priv;
+=09}
+
+=09for (i =3D 0; i < LIOINTC_NUM_PARENT; i++) {
+=09=09parent_irq[i] =3D of_irq_get_byname(node, parent_names[i]);
+=09=09if (parent_irq[i] > 0)
+=09=09=09have_parent =3D TRUE;
+=09}
+=09if (!have_parent) {
+=09=09err =3D -ENODEV;
+=09=09goto out_iounmap;
+=09}
+
+=09sz =3D of_property_read_variable_u32_array(node,
+=09=09=09=09=09=09"loongson,parent_int_map",
+=09=09=09=09=09=09&of_parent_int_map[0],
+=09=09=09=09=09=09LIOINTC_NUM_PARENT,
+=09=09=09=09=09=09LIOINTC_NUM_PARENT);
+=09if (sz < 4) {
+=09=09pr_err("loongson-liointc: No parent_int_map\n");
+=09=09err =3D -ENODEV;
+=09=09goto out_iounmap;
+=09}
+
+=09for (i =3D 0; i < LIOINTC_NUM_PARENT; i++)
+=09=09priv->handler[i].parent_int_map =3D of_parent_int_map[i];
+
+=09/* Setup IRQ domain */
+=09domain =3D irq_domain_add_linear(node, 32,
+=09=09=09=09=09&irq_generic_chip_ops, priv);
+=09if (!domain) {
+=09=09pr_err("loongson-liointc: cannot add IRQ domain\n");
+=09=09err =3D -EINVAL;
+=09=09goto out_iounmap;
+=09}
+
+=09err =3D irq_alloc_domain_generic_chips(domain, 32, 1,
+=09=09=09=09=09node->full_name, handle_level_irq,
+=09=09=09=09=09IRQ_NOPROBE, 0, 0);
+=09if (err) {
+=09=09pr_err("loongson-liointc: unable to register IRQ domain\n");
+=09=09goto out_free_domain;
+=09}
+
+
+=09/* Disable all IRQs */
+=09writel(0xffffffff, base + LIOINTC_REG_INTC_DISABLE);
+=09/* Set to level triggered */
+=09writel(0x0, base + LIOINTC_REG_INTC_EDGE);
+
+=09/* Generate parent INT part of map cache */
+=09for (i =3D 0; i < LIOINTC_NUM_PARENT; i++) {
+=09=09u32 pending =3D priv->handler[i].parent_int_map;
+
+=09=09while (pending) {
+=09=09=09int bit =3D __ffs(pending);
+
+=09=09=09priv->map_cache[bit] =3D BIT(i) << LIOINTC_SHIFT_INTx;
+=09=09=09pending &=3D ~BIT(bit);
+=09=09}
+=09}
+
+=09for (i =3D 0; i < LIOINTC_CHIP_IRQ; i++) {
+=09=09/* Generate core part of map cache */
+=09=09priv->map_cache[i] |=3D BIT(loongson_sysconf.boot_cpu_id);
+=09=09writeb(priv->map_cache[i], base + i);
+=09}
+
+=09gc =3D irq_get_domain_generic_chip(domain, 0);
+=09gc->private =3D priv;
+=09gc->reg_base =3D base;
+=09gc->domain =3D domain;
+=09gc->resume =3D liointc_resume;
+
+=09ct =3D gc->chip_types;
+=09ct->regs.enable =3D LIOINTC_REG_INTC_ENABLE;
+=09ct->regs.disable =3D LIOINTC_REG_INTC_DISABLE;
+=09ct->chip.irq_unmask =3D irq_gc_unmask_enable_reg;
+=09ct->chip.irq_mask =3D irq_gc_mask_disable_reg;
+=09ct->chip.irq_mask_ack =3D irq_gc_mask_disable_reg;
+=09ct->chip.irq_set_type =3D liointc_set_type;
+
+=09gc->mask_cache =3D 0xffffffff;
+=09priv->gc =3D gc;
+
+=09for (i =3D 0; i < LIOINTC_NUM_PARENT; i++) {
+=09=09if (parent_irq[i] <=3D 0)
+=09=09=09continue;
+
+=09=09priv->handler[i].priv =3D priv;
+=09=09irq_set_chained_handler_and_data(parent_irq[i],
+=09=09=09=09liointc_chained_handle_irq, &priv->handler[i]);
+=09}
+
+=09return 0;
+
+out_free_domain:
+=09irq_domain_remove(domain);
+out_iounmap:
+=09iounmap(base);
+out_free_priv:
+=09kfree(priv);
+
+=09return err;
+}
+
+IRQCHIP_DECLARE(loongson_liointc_1_0, "loongson,liointc-1.0", liointc_of_i=
nit);
+IRQCHIP_DECLARE(loongson_liointc_1_0a, "loongson,liointc-1.0a", liointc_of=
_init);
--=20
2.26.0.rc2