Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp379355ybb; Wed, 25 Mar 2020 01:24:09 -0700 (PDT) X-Google-Smtp-Source: ADFU+vuhzOqzNqTdlcmuGw8IYjlxCo+zXdJXPTMeC0t2gmF08GGfYSJEFdTz8Zk4ElQ47gddNTbj X-Received: by 2002:a9d:77d1:: with SMTP id w17mr1637625otl.44.1585124648883; Wed, 25 Mar 2020 01:24:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585124648; cv=none; d=google.com; s=arc-20160816; b=pcgzvgLyLcTrdt0jvo5mtRBezevGTUCyuZvjQystGJiT4jLA9sd01KqFOf3YenPJDp QM7on+UzyxQx5u3i7CEueaRJjYvFP7gm0lGSfwtpA6Y/XvWtBoW2ahaJevBae8KPPIHL vDqBblzsmPsvZe3Xx1vjCn8ZsYoQR+YVnFPkKDIQvzkaAVQ+Es6uTnjAnrTtPwfElepB QJsUaEIq3GmMSBfXSsnVJO3pxNYOa5k7Q94bPiSdPUGvMKBYwb5sEXxjFPALhL6bBktN KoSiZ1B1NWNgghjlBjbFrfcooKiLpI5SgepcUXaI3sQSdLemolFW4DNr0Orw7KcWv6Nc jC0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=2CjMZClTnTS46gjVOTaFs2jh6K6+dmlIC7O6/YFyWEM=; b=lePQJDA5xg0NKbALclXbpwrobVkQb9IpWMHDCLoZGUFKPsDl40OzHR3qGKlIu8RdIN k8QE7Q/oM9yACZH63xxmxLbs38nSIqOUTA3xFXVCwEkAb2DxdHXgh2Ca934+9FtGObAK FhYjOvMVraSVQ79KhmP9c5OaLckMlqeTCZcpKC7QHdpYgJOYxPQ6jdbUFqPFUA+zrYjV vvwSa23guZRYYpHcZVNah3bqLfUStyNONpAm9AFphC0MWDPisySzkEF79jvD5EDBpryi 7P+ZdRPQsuHizySTpscNsr9w4VxfozQY1zBZeC0KOED0QEvYHUbyXq6MsZJASjDR2/a6 6+qA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kioxia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h4si1193390oie.125.2020.03.25.01.23.57; Wed, 25 Mar 2020 01:24:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kioxia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727280AbgCYIXT (ORCPT + 99 others); Wed, 25 Mar 2020 04:23:19 -0400 Received: from mo-csw1516.securemx.jp ([210.130.202.155]:46920 "EHLO mo-csw.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725903AbgCYIXS (ORCPT ); Wed, 25 Mar 2020 04:23:18 -0400 Received: by mo-csw.securemx.jp (mx-mo-csw1516) id 02P8MuYD003287; Wed, 25 Mar 2020 17:22:57 +0900 X-Iguazu-Qid: 34trcFcTRJxa7WDNQZ X-Iguazu-QSIG: v=2; s=0; t=1585124576; q=34trcFcTRJxa7WDNQZ; m=W7gmK4DKrNiSCJBF3mY2YxXV1oZxu7GXwOuhitf8o3I= Received: from imx12.toshiba.co.jp (imx12.toshiba.co.jp [61.202.160.132]) by relay.securemx.jp (mx-mr1510) id 02P8Mtni010856; Wed, 25 Mar 2020 17:22:56 +0900 Received: from enc02.toshiba.co.jp ([61.202.160.51]) by imx12.toshiba.co.jp with ESMTP id 02P8MtPD015687; Wed, 25 Mar 2020 17:22:55 +0900 (JST) Received: from hop101.toshiba.co.jp ([133.199.85.107]) by enc02.toshiba.co.jp with ESMTP id 02P8MsgB027015; Wed, 25 Mar 2020 17:22:54 +0900 From: Yoshio Furuyama To: miquel.raynal@bootlin.com, vigneshr@ti.com Cc: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org Subject: [PATCH v4] mtd: rawnand: toshiba: Support reading the number of bitflips for BENAND (Built-in ECC NAND) Date: Wed, 25 Mar 2020 17:22:52 +0900 X-TSB-HOP: ON Message-Id: <1585124572-4693-1-git-send-email-ytc-mb-yfuruyama7@kioxia.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support vendor specific commands for KIOXIA CORPORATION BENAND. The actual bitflips number can be retrieved by this command. Signed-off-by: Yoshio Furuyama --- changelog[v4]:Change title and message. Define "max ecc steps for BENAND". changelog[v3]:Tested version. original patch:"[RFC,v2] mtd: nand: toshiba: Add support for ->exec_op()". drivers/mtd/nand/raw/nand_toshiba.c | 58 +++++++++++++++++++++++++++++++++++-- 1 file changed, 56 insertions(+), 2 deletions(-) diff --git a/drivers/mtd/nand/raw/nand_toshiba.c b/drivers/mtd/nand/raw/nand_toshiba.c index 9c03fbb..f3dcd69 100644 --- a/drivers/mtd/nand/raw/nand_toshiba.c +++ b/drivers/mtd/nand/raw/nand_toshiba.c @@ -14,14 +14,68 @@ /* Recommended to rewrite for BENAND */ #define TOSHIBA_NAND_STATUS_REWRITE_RECOMMENDED BIT(3) +/* ECC Status Read Command for BENAND */ +#define TOSHIBA_NAND_CMD_ECC_STATUS_READ 0x7A + +/* ECC Status Mask for BENAND */ +#define TOSHIBA_NAND_ECC_STATUS_MASK 0x0F + +/* Uncorrectable Error for BENAND */ +#define TOSHIBA_NAND_ECC_STATUS_UNCORR 0x0F + +/* Max ECC Steps for BENAND */ +#define TOSHIBA_NAND_MAX_ECC_STEPS 8 + +static int toshiba_nand_benand_read_eccstatus_op(struct nand_chip *chip, + u8 *buf) +{ + u8 *ecc_status = buf; + + if (nand_has_exec_op(chip)) { + const struct nand_sdr_timings *sdr = + nand_get_sdr_timings(&chip->data_interface); + struct nand_op_instr instrs[] = { + NAND_OP_CMD(TOSHIBA_NAND_CMD_ECC_STATUS_READ, + PSEC_TO_NSEC(sdr->tADL_min)), + NAND_OP_8BIT_DATA_IN(chip->ecc.steps, ecc_status, 0), + }; + struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); + + return nand_exec_op(chip, &op); + } + + return -ENOTSUPP; +} + static int toshiba_nand_benand_eccstatus(struct nand_chip *chip) { struct mtd_info *mtd = nand_to_mtd(chip); int ret; unsigned int max_bitflips = 0; - u8 status; + u8 status, ecc_status[TOSHIBA_NAND_MAX_ECC_STEPS]; /* Check Status */ + ret = toshiba_nand_benand_read_eccstatus_op(chip, ecc_status); + if (!ret) { + unsigned int i, bitflips = 0; + + for (i = 0; i < chip->ecc.steps; i++) { + bitflips = ecc_status[i] & TOSHIBA_NAND_ECC_STATUS_MASK; + if (bitflips == TOSHIBA_NAND_ECC_STATUS_UNCORR) { + mtd->ecc_stats.failed++; + } else { + mtd->ecc_stats.corrected += bitflips; + max_bitflips = max(max_bitflips, bitflips); + } + } + + return max_bitflips; + } + + /* + * Fallback to regular status check if + * toshiba_nand_benand_read_eccstatus_op() failed. + */ ret = nand_status_op(chip, &status); if (ret) return ret; @@ -108,7 +162,7 @@ static void toshiba_nand_decode_id(struct nand_chip *chip) */ if (chip->id.len >= 6 && nand_is_slc(chip) && (chip->id.data[5] & 0x7) == 0x6 /* 24nm */ && - !(chip->id.data[4] & 0x80) /* !BENAND */) { + !(chip->id.data[4] & TOSHIBA_NAND_ID4_IS_BENAND) /* !BENAND */) { memorg->oobsize = 32 * memorg->pagesize >> 9; mtd->oobsize = memorg->oobsize; } -- 1.9.1