Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp2347313ybb; Mon, 30 Mar 2020 04:35:41 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsqFLjemGIqkhT89b7DgeWdPy6CYqNXFHMr4V0tWOZ00DM5AbGm4zjnlCitopYNk0z1M6y4 X-Received: by 2002:a4a:940e:: with SMTP id h14mr9215148ooi.26.1585568141854; Mon, 30 Mar 2020 04:35:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585568141; cv=none; d=google.com; s=arc-20160816; b=VAa+KGRkl+fII/v2QY/0zIjqbaI4rqMzGgTwLQV9B7vEKY6YELGRm6eOTzhzMCxQXY ThpzYzdKVj5up8rBYazpeRAG/fJJHpUyjuSwrDn3qAAQPmdLI4MsBOMBNFIusQGmmeGn D5KcaKLqsOY+oz+FhrxDzGBoRWkBn7wVf5V8k4AooNX6EhFLIQm8mpJCr+nC8Bd7/uTo mZWnbkfgp8P2w1FpYuQnaWbgQwVM0YY+KEyjUS17LIUdDWfRbiltLQgsH0h+s0iFxE3w MKrTcLLVvaYWPYyEtaz7ZqQQIUihVHrtTefk1eHjGx80lKkoXzlW+tZHW2NG1I/8qYao v53A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=iQauWcZ1WlOQ0rY9Z9JdasGdVpfXwHSyBUDj4/ss3wc=; b=lmHB21T2+TMy0Ou8O93D8Eu4XbcLE/IxKun0zyOEdDKr7h9R4WvGt8SIvVX3uDRs7+ yqQPKsEh+bNa7UCjfPInDRwueGj7HKRxapwSaiCUry01kjpu3iomMSXJZnQrzMAYMkKH D2bRA9oIgYvALz88CBvOC22+xiM3Qj2ogKMt73gza6rF2CLdYgP0+tmGaCuzZRnEKP3v OfhbcUaayM9WzKdzHaTmtnhnBptyf8OZKI8U/98Ty59H+8xjhCrHMJBEHaUaECvE9Nuz ZJ7/2czYqy8+9E5ZALEnw4qzlBVhBVuZgYVFuShvXiU23xlD/beHVp+HopXkVjx1OCKz JzWg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v15si6384088oth.307.2020.03.30.04.35.28; Mon, 30 Mar 2020 04:35:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729899AbgC3Le6 (ORCPT + 99 others); Mon, 30 Mar 2020 07:34:58 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:59094 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729880AbgC3Le5 (ORCPT ); Mon, 30 Mar 2020 07:34:57 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: aratiu) with ESMTPSA id 81D902923C5 From: Adrian Ratiu To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Cc: linux-stm32@st-md-mailman.stormreply.com, linux-rockchip@lists.infradead.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-imx@nxp.com, kernel@collabora.com, Andrzej Hajda , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Rob Herring , Neil Armstrong , Sjoerd Simons , Martyn Welch Subject: [PATCH v5 5/5] dt-bindings: display: add i.MX6 MIPI DSI host controller doc Date: Mon, 30 Mar 2020 14:35:42 +0300 Message-Id: <20200330113542.181752-6-adrian.ratiu@collabora.com> X-Mailer: git-send-email 2.26.0 In-Reply-To: <20200330113542.181752-1-adrian.ratiu@collabora.com> References: <20200330113542.181752-1-adrian.ratiu@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This provides an example DT binding for the MIPI DSI host controller present on the i.MX6 SoC based on Synopsis DesignWare v1.01 IP. Cc: Rob Herring Cc: Neil Armstrong Cc: devicetree@vger.kernel.org Signed-off-by: Sjoerd Simons Signed-off-by: Martyn Welch Signed-off-by: Adrian Ratiu --- Changes since v4: - Fixed yaml binding to pass `make dt_binding_check dtbs_check` and addressed received binding feedback (Rob) Changes since v3: - Added commit message (Neil) - Converted to yaml format (Neil) - Minor dt node + driver fixes (Rob) - Added small panel example to the host controller binding Changes since v2: - Fixed commit tags (Emil) --- .../display/imx/fsl,mipi-dsi-imx6.yaml | 134 ++++++++++++++++++ 1 file changed, 134 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,mipi-dsi-imx6.yaml diff --git a/Documentation/devicetree/bindings/display/imx/fsl,mipi-dsi-imx6.yaml b/Documentation/devicetree/bindings/display/imx/fsl,mipi-dsi-imx6.yaml new file mode 100644 index 000000000000..59146df11510 --- /dev/null +++ b/Documentation/devicetree/bindings/display/imx/fsl,mipi-dsi-imx6.yaml @@ -0,0 +1,134 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/imx/fsl,mipi-dsi-imx6.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX6 DW MIPI DSI Host Controller + +maintainers: + - Adrian Ratiu + +description: | + The i.MX6 DSI host controller is a Synopsys DesignWare MIPI DSI v1.01 + IP block with a companion PHY IP. + + These DT bindings follow the Synopsys DW MIPI DSI bindings defined in + Documentation/devicetree/bindings/display/bridge/dw_mipi_dsi.txt with + the following device-specific properties. + +properties: + compatible: + items: + - const: fsl,imx6q-mipi-dsi + - const: snps,dw-mipi-dsi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Module Clock + - description: DSI bus clock + + clock-names: + items: + - const: ref + - const: pclk + + fsl,gpr: + description: Phandle to the iomuxc-gpr region containing the multiplexer control register. + $ref: /schemas/types.yaml#/definitions/phandle + + ports: + type: object + description: | + A node containing DSI input & output port nodes with endpoint + definitions as documented in + Documentation/devicetree/bindings/media/video-interfaces.txt + Documentation/devicetree/bindings/graph.txt + properties: + port@0: + type: object + description: + DSI input port node, connected to the ltdc rgb output port. + + port@1: + type: object + description: + DSI output port node, connected to a panel or a bridge input port" + +patternProperties: + "^panel@[0-3]$": + type: object + description: | + A node containing the panel or bridge description as documented in + Documentation/devicetree/bindings/display/mipi-dsi-bus.txt + properties: + port: + type: object + description: + Panel or bridge port node, connected to the DSI output port (port@1) + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +required: + - "#address-cells" + - "#size-cells" + - compatible + - reg + - interrupts + - clocks + - clock-names + - ports + +additionalProperties: false + +examples: + - |+ + #include + #include + #include + + dsi: dsi@21e0000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx6q-mipi-dsi", "snps,dw-mipi-dsi"; + reg = <0x021e0000 0x4000>; + interrupts = <0 102 IRQ_TYPE_LEVEL_HIGH>; + fsl,gpr = <&gpr>; + clocks = <&clks IMX6QDL_CLK_MIPI_CORE_CFG>, + <&clks IMX6QDL_CLK_MIPI_IPG>; + clock-names = "ref", "pclk"; + + ports { + port@1 { + reg = <1>; + dsi_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel@0 { + compatible = "sharp,ls032b3sx01"; + reg = <0>; + reset-gpios = <&gpio6 8 GPIO_ACTIVE_LOW>; + ports { + port@0 { + panel_in: endpoint { + remote-endpoint = <&dsi_out>; + }; + }; + }; + }; + }; + +... -- 2.26.0