Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp2472891ybb; Mon, 30 Mar 2020 06:53:31 -0700 (PDT) X-Google-Smtp-Source: ADFU+vvLbYsAxxfoLikmLzaTxBM0DUcANfdm8bXzjVg6CyebSdWbPmODjmQNpIPJHI4b1kErz53w X-Received: by 2002:aca:2b04:: with SMTP id i4mr7778751oik.177.1585576411016; Mon, 30 Mar 2020 06:53:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585576411; cv=none; d=google.com; s=arc-20160816; b=BLYMErVd32yDbOpAU5bpcJd5nhO12yFpjRHRRLQjhXQbWZ4r90pgnAz6pXhF9IV9rz NdGW7Jfr4tGlKJ4HUZT+Zh+VolZhgHGjBFrfNiSm38XHsIRbK/3PV1WPgyL5Sikydwmq 2LJa1w6qpSl7eCVUB2GaX0r77c5/vvzaegCvy6AArSaAzOYTnkaoxqCFBe0qSG5HQxgn E6OTWrDtDvqrep1DYTTeX9ue+rgsKERRBUfA+/bXNQwqRQzoc6vFkttt0r0QFYxb11ZL Vl9YWq+a7j8cXzJOSDKRDHiPlPM0Vd3yQ6mPR/inoii803RZZ83aZBvwTE3zHq4TFKw0 6Agg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:organization:references:in-reply-to:date:cc:to:from :subject:message-id; bh=JLPQmR7tI4NDE2IeVJ99V2Rhkf1H3d7qjgzKEM0ousU=; b=S/006oGY9SzrAjab4j8cs5PIh89yJuKxYz89X5bDd0kNgHBW517eCDqkktQlqbKeXs WNEM1MFOHEotqvOzr3RR6Jk0g3NUOl9kyxFVfiHTSC8A0kZy5ZjTHTDnkG09opgnMfUP P5vEuoIk/XAnlcuNR6wziL7Cva4t2lO8azU1dPYnCGO8TrbDPVvPBmhXdJxkGTdG6tJ5 A/y5UcfHc9RlsJf2AEBGdA/dsPD4+xT/ffJm1olJc9Mpn32lXOb3VtIOQE1fPCtlvMsF 88w0O2c73xJzT34Jg70+tpb4KyNksU/97WrJ5I0KP5DY7I1uguvvIVSwGkOa9SZFwajg Z8MA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q11si4376819otm.263.2020.03.30.06.53.18; Mon, 30 Mar 2020 06:53:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728517AbgC3Nvg (ORCPT + 99 others); Mon, 30 Mar 2020 09:51:36 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:60556 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728209AbgC3Nvf (ORCPT ); Mon, 30 Mar 2020 09:51:35 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: ezequiel) with ESMTPSA id 36C842965EC Message-ID: <4a9d2d6e5cecbe296c14119d27a8793a7dbed7b2.camel@collabora.com> Subject: Re: [PATCH v5 4/5] drm: imx: Add i.MX 6 MIPI DSI host platform driver From: Ezequiel Garcia To: Fabio Estevam , Adrian Ratiu Cc: "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , linux-stm32@st-md-mailman.stormreply.com, linux-rockchip@lists.infradead.org, DRI mailing list , linux-kernel , NXP Linux Team , kernel@collabora.com, Andrzej Hajda , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Emil Velikov , Sjoerd Simons , Martyn Welch Date: Mon, 30 Mar 2020 10:51:23 -0300 In-Reply-To: References: <20200330113542.181752-1-adrian.ratiu@collabora.com> <20200330113542.181752-5-adrian.ratiu@collabora.com> Organization: Collabora Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.36.0-1 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Fabio, Adrian: On Mon, 2020-03-30 at 08:49 -0300, Fabio Estevam wrote: > Hi Adrian, > > On Mon, Mar 30, 2020 at 8:34 AM Adrian Ratiu wrote: > > This adds support for the Synopsis DesignWare MIPI DSI v1.01 host > > controller which is embedded in i.MX 6 SoCs. > > > > Based on following patches, but updated/extended to work with existing > > support found in the kernel: > > > > - drm: imx: Support Synopsys DesignWare MIPI DSI host controller > > Signed-off-by: Liu Ying > > > > - ARM: dtsi: imx6qdl: Add support for MIPI DSI host controller > > Signed-off-by: Liu Ying > > This one looks like a devicetree patch, but this patch does not touch > devicetree. > > > + ret = clk_prepare_enable(dsi->pllref_clk); > > + if (ret) { > > + dev_err(dev, "%s: Failed to enable pllref_clk\n", __func__); > > + return ret; > > + } > > + > > + dsi->mux_sel = syscon_regmap_lookup_by_phandle(dev->of_node, "fsl,gpr"); > > + if (IS_ERR(dsi->mux_sel)) { > > + ret = PTR_ERR(dsi->mux_sel); > > + dev_err(dev, "%s: Failed to get GPR regmap: %d\n", > > + __func__, ret); > > + return ret; > > You should disable the dsi->pllref_clk clock prior to returning the error. > Another approach could be moving the clock on and off to to component_ops.{bind,unbind} (as rockhip driver does). What exactly is the PLL clock needed for? Would it make sense to move it some of the PHY power on/off? (Maybe not, but it's worthing checking). Also, it seems the other IP blocks have this PLL clock, so maybe it could be moved to the dw_mipi_dsi core? This could be something for a follow-up, to avoid creeping this series. Thanks, Ezequiel