Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp2856603ybb; Mon, 30 Mar 2020 14:32:47 -0700 (PDT) X-Google-Smtp-Source: ADFU+vu+bq9cdxiBOEG3sKjCxZDN3ALXEAGWPFx0xHTg++ifBFGAKyV5KeFZmW+WJqBPSfui/PGE X-Received: by 2002:aca:5d8a:: with SMTP id r132mr64634oib.129.1585603967002; Mon, 30 Mar 2020 14:32:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585603966; cv=none; d=google.com; s=arc-20160816; b=GFSMPVSyZPMdqCli72ghHs1UEwD7ylzfZSiDpSj+ZVi3TFT1F6dOSfpuyTDF4ZVMM5 MGUlTzeBYejLOKtTe8slJSH6ShrhGzgxY+zlpElhsFanUwBiHy8U8QUId/Tglq9v6Nip UbbOTTgj82Zr6+qtP4V7FiOXEl21GxVmScekLu+CaEiDT2KBqsOCOqUTzalCq8TKBVAg f2q10siUlHiTlH2ALUaV8/HC7e+y0DT85gNCgCjG47B9vlWA8pf4Zlwvi8XGc5f0DDSI EHV1Ky8vwkajnyE8gJ0Ero74UHL2UXYU5Zmt81lx+3PjGVjVl+0of7QjE5Xn7vkxki8O YChg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=1eepbWy4Fwumw1t9EZCFsafgV2Ro+Svhq+k37EuVzDc=; b=qI5UYWCgA9lp/3gqyKLnjNsbSQr44u51tJjbmTmhA/s+1OXXYqPoiZSQZrOSyD52hZ S90/1dJ1DUq+kk7MGkrr3e0Dpkjj/B5oucsdXzJNPUJOFr4E4+Ak2cSz3Cp3FMP+PDjz puz6ynHsAC4vQK96sGAi0ohWjxPcmuVzdUqs3Fei8IsLicryh0uCUcELRQCGRgPnIlnF Nwp5QVXkvNKxhFYg4yF4oCsM/AXMt6WMXgZoSNcbP2FkqxjUFfdw0bV+/sqRWXOKossQ rU24UJkBYaJDPW0I/04XaZkkHFQO5Yn3eBg1pVm2ReBBvhx/T25YncwEjpb2eUWLIif7 +kZg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r29si7020666oth.324.2020.03.30.14.32.34; Mon, 30 Mar 2020 14:32:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729035AbgC3Vax (ORCPT + 99 others); Mon, 30 Mar 2020 17:30:53 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:36848 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728901AbgC3Vax (ORCPT ); Mon, 30 Mar 2020 17:30:53 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: aratiu) with ESMTPSA id 32AC5296540 From: Adrian Ratiu To: Ezequiel Garcia Cc: "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Jernej Skrabec , Sjoerd Simons , Andrzej Hajda , Martyn Welch , Jonas Karlman , linux-kernel , DRI mailing list , Emil Velikov , linux-rockchip@lists.infradead.org, NXP Linux Team , kernel@collabora.com, linux-stm32@st-md-mailman.stormreply.com, "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , Laurent Pinchart , Fabio Estevam Subject: Re: [PATCH v5 4/5] drm: imx: Add i.MX 6 MIPI DSI host platform driver In-Reply-To: <4a9d2d6e5cecbe296c14119d27a8793a7dbed7b2.camel@collabora.com> References: <20200330113542.181752-1-adrian.ratiu@collabora.com> <20200330113542.181752-5-adrian.ratiu@collabora.com> <4a9d2d6e5cecbe296c14119d27a8793a7dbed7b2.camel@collabora.com> Date: Tue, 31 Mar 2020 00:31:56 +0300 Message-ID: <877dz134xf.fsf@collabora.com> MIME-Version: 1.0 Content-Type: text/plain; format=flowed Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 30 Mar 2020, Ezequiel Garcia wrote: > Hello Fabio, Adrian: > > On Mon, 2020-03-30 at 08:49 -0300, Fabio Estevam wrote: >> Hi Adrian, On Mon, Mar 30, 2020 at 8:34 AM Adrian Ratiu >> wrote: >> > This adds support for the Synopsis DesignWare MIPI DSI v1.01 >> > host controller which is embedded in i.MX 6 SoCs. Based on >> > following patches, but updated/extended to work with existing >> > support found in the kernel: - drm: imx: Support Synopsys >> > DesignWare MIPI DSI host controller >> > Signed-off-by: Liu Ying >> > - ARM: dtsi: imx6qdl: Add support for MIPI DSI host >> > controller >> > Signed-off-by: Liu Ying >> This one looks like a devicetree patch, but this patch does >> not touch devicetree. >> > + ret = clk_prepare_enable(dsi->pllref_clk); + if >> > (ret) { + dev_err(dev, "%s: Failed to enable >> > pllref_clk\n", __func__); + return ret; + >> > } + + dsi->mux_sel = >> > syscon_regmap_lookup_by_phandle(dev->of_node, "fsl,gpr"); + >> > if (IS_ERR(dsi->mux_sel)) { + ret = >> > PTR_ERR(dsi->mux_sel); + dev_err(dev, "%s: >> > Failed to get GPR regmap: %d\n", + >> > __func__, ret); + return ret; >> You should disable the dsi->pllref_clk clock prior to >> returning the error. > > Another approach could be moving the clock on and off to to > component_ops.{bind,unbind} (as rockhip driver does). > > What exactly is the PLL clock needed for? Would it make sense to > move it some of the PHY power on/off? (Maybe not, but it's > worthing checking). > > Also, it seems the other IP blocks have this PLL clock, so maybe > it could be moved to the dw_mipi_dsi core? This could be > something for a follow-up, to avoid creeping this series. Hi Ezequiel, pll is the video reference clock which drives the data lanes and yes all drivers have it as it's a basic requirement, so moving it to the common bridge is indeed a good idea, however this kind of driver refactoring is out of scope for this specific patch series, because, for now, I'd like to get the regmap and the imx6 driver in, once that is done we can think how to further abstract away common logic and slim down the existing drivers further. Basically I just want to avoid feature creep as I expect v6 to be ~ 8 patches big and the series is already over 1200 lines. Thank you, Adrian > > Thanks, > Ezequiel > > > _______________________________________________ > Linux-rockchip mailing list > Linux-rockchip@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-rockchip