Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp298908ybb; Tue, 31 Mar 2020 23:45:01 -0700 (PDT) X-Google-Smtp-Source: APiQypKu0CVEbssqq6+vreqOtSg9GxhiiT2NbEKmPHsRFcvRWDOWM4mou5tYfz09+cftV9+lq/Rx X-Received: by 2002:aca:891:: with SMTP id 139mr1782279oii.137.1585723501078; Tue, 31 Mar 2020 23:45:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585723501; cv=none; d=google.com; s=arc-20160816; b=zqLIRdIXYAMENDTyx7a93W9WjJB62amo49P3YOCkzPjGl4f0mrIbeSpl1pWNN8UTZf E+aJRfOyGDw8ScuVzU7rS8iiJ+bu8e5DgKbOR5LXkExukRrPRpGQYtUSYnlB988JS1dS h1dGaGeSxv+lXT4KAwjw2h+ZqORgS4cZKQMLwN8u2cb4OCqSR9CCD6fCcqVw4t43TWmn 7CcBjTwSQMvj3NF6JykRFxvBB2AfgaBiiSdVeNFS+n/JPfm4QkJBhLAm0R1ynulVPcmU LVYVIatNPmkKmiu6pEz2HQCGDWRRuUPmfnapOOIqjO1SexU9+E69bBDU8ysypd7J7iyr HvKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=tmOjSOx33NjOvLhEuMissXLJmAtblDDLNTgncKDEn0I=; b=exUnbzlIWfrU7EzEMVXwBCr7EKBHRsexW48hdZW3HYwTXdhGWX1qhtBEFoSVslz1eH +aFOuV+6DUIhWi/OE44iN0eWiDsD0r8OMBVWIBovg6Ynolu2T3zZDLZ8MUVRW1Y5TxYo ReXNiaJzBhEHDMGMqGoMmQZLW9/FPSjLa294TwIX5KdlUCZSGx0zmJ9+01792YVG71ZF BJw/9SJLgYlP8mc6slq1c2J5Zn1772oHqNy2Eeh1Yw6LUDQIRPimqmVdy2CiD6V/pvKq MHrSN6az1pQ1kAAU8qtIrHcWCc+5U2vgk3eFeFYp6fGMD4HdMmyd1wEnQ0EUTLcawTup 0OKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=VMgRxmrr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f18si419345ooj.15.2020.03.31.23.44.47; Tue, 31 Mar 2020 23:45:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@c-s.fr header.s=mail header.b=VMgRxmrr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731830AbgDAG3O (ORCPT + 99 others); Wed, 1 Apr 2020 02:29:14 -0400 Received: from pegase1.c-s.fr ([93.17.236.30]:15972 "EHLO pegase1.c-s.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731680AbgDAG3O (ORCPT ); Wed, 1 Apr 2020 02:29:14 -0400 Received: from localhost (mailhub1-int [192.168.12.234]) by localhost (Postfix) with ESMTP id 48sbrQ6k0Pz9v4Wc; Wed, 1 Apr 2020 08:29:10 +0200 (CEST) Authentication-Results: localhost; dkim=pass reason="1024-bit key; insecure key" header.d=c-s.fr header.i=@c-s.fr header.b=VMgRxmrr; dkim-adsp=pass; dkim-atps=neutral X-Virus-Scanned: Debian amavisd-new at c-s.fr Received: from pegase1.c-s.fr ([192.168.12.234]) by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new, port 10024) with ESMTP id IUeepUrka4z9; Wed, 1 Apr 2020 08:29:10 +0200 (CEST) Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192]) by pegase1.c-s.fr (Postfix) with ESMTP id 48sbrQ5Hxbz9v4Wb; Wed, 1 Apr 2020 08:29:10 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=c-s.fr; s=mail; t=1585722550; bh=tmOjSOx33NjOvLhEuMissXLJmAtblDDLNTgncKDEn0I=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=VMgRxmrrGaIV45JDyoXsQm7d4lnQt8Hadf7g66OqtApuIVNnOQK0+lJXm27wxdshF aZd+gNoPuUK0vGCGtXyyvP7ZlD6Ox/8oQZfcyz1tRnIpm5r48cOOlQBDQA/1WIbBgc lETdFpwIriDOoOdbr4wNbtHWM9RUWINYd/Vcck6w= Received: from localhost (localhost [127.0.0.1]) by messagerie.si.c-s.fr (Postfix) with ESMTP id 8DF6C8B7B3; Wed, 1 Apr 2020 08:29:11 +0200 (CEST) X-Virus-Scanned: amavisd-new at c-s.fr Received: from messagerie.si.c-s.fr ([127.0.0.1]) by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new, port 10023) with ESMTP id DSGSukzGn8Gp; Wed, 1 Apr 2020 08:29:11 +0200 (CEST) Received: from [192.168.4.90] (unknown [192.168.4.90]) by messagerie.si.c-s.fr (Postfix) with ESMTP id 18D5F8B778; Wed, 1 Apr 2020 08:29:09 +0200 (CEST) Subject: Re: [PATCH v2 03/16] powerpc/watchpoint: Introduce function to get nr watchpoints dynamically To: Ravi Bangoria , mpe@ellerman.id.au, mikey@neuling.org Cc: apopple@linux.ibm.com, paulus@samba.org, npiggin@gmail.com, naveen.n.rao@linux.vnet.ibm.com, peterz@infradead.org, jolsa@kernel.org, oleg@redhat.com, fweisbec@gmail.com, mingo@kernel.org, linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org References: <20200401061309.92442-1-ravi.bangoria@linux.ibm.com> <20200401061309.92442-4-ravi.bangoria@linux.ibm.com> From: Christophe Leroy Message-ID: <7851b702-8a93-11a8-6553-e0a51967dfc0@c-s.fr> Date: Wed, 1 Apr 2020 08:29:06 +0200 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.6.0 MIME-Version: 1.0 In-Reply-To: <20200401061309.92442-4-ravi.bangoria@linux.ibm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: fr Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Le 01/04/2020 à 08:12, Ravi Bangoria a écrit : > So far we had only one watchpoint, so we have hardcoded HBP_NUM to 1. > But future Power architecture is introducing 2nd DAWR and thus kernel > should be able to dynamically find actual number of watchpoints > supported by hw it's running on. Introduce function for the same. > Also convert HBP_NUM macro to HBP_NUM_MAX, which will now represent > maximum number of watchpoints supported by Powerpc. Everywhere else in the code, it is called 'breakpoint', not 'watchpoint'. Wouldn't it be more consistent to call the function nr_bp_slots() instead of nr_wp_slots() ? Especially as we are likely going to extend your changes to support DABR2 in addition to DABR on BOOK3S/32. Christophe > > Signed-off-by: Ravi Bangoria > --- > arch/powerpc/include/asm/cputable.h | 6 +++++- > arch/powerpc/include/asm/hw_breakpoint.h | 5 +++++ > arch/powerpc/include/asm/processor.h | 2 +- > arch/powerpc/kernel/hw_breakpoint.c | 2 +- > 4 files changed, 12 insertions(+), 3 deletions(-) > > diff --git a/arch/powerpc/include/asm/cputable.h b/arch/powerpc/include/asm/cputable.h > index 40a4d3c6fd99..c67b94f3334c 100644 > --- a/arch/powerpc/include/asm/cputable.h > +++ b/arch/powerpc/include/asm/cputable.h > @@ -614,7 +614,11 @@ enum { > }; > #endif /* __powerpc64__ */ > > -#define HBP_NUM 1 > +/* > + * Maximum number of hw breakpoint supported on powerpc. Number of > + * breakpoints supported by actual hw might be less than this. > + */ > +#define HBP_NUM_MAX 1 > > #endif /* !__ASSEMBLY__ */ > > diff --git a/arch/powerpc/include/asm/hw_breakpoint.h b/arch/powerpc/include/asm/hw_breakpoint.h > index f2f8d8aa8e3b..518b41eef924 100644 > --- a/arch/powerpc/include/asm/hw_breakpoint.h > +++ b/arch/powerpc/include/asm/hw_breakpoint.h > @@ -43,6 +43,11 @@ struct arch_hw_breakpoint { > #define DABR_MAX_LEN 8 > #define DAWR_MAX_LEN 512 > > +static inline int nr_wp_slots(void) > +{ > + return HBP_NUM_MAX; > +} > + > #ifdef CONFIG_HAVE_HW_BREAKPOINT > #include > #include > diff --git a/arch/powerpc/include/asm/processor.h b/arch/powerpc/include/asm/processor.h > index eedcbfb9a6ff..90f6dbc7ff00 100644 > --- a/arch/powerpc/include/asm/processor.h > +++ b/arch/powerpc/include/asm/processor.h > @@ -180,7 +180,7 @@ struct thread_struct { > int fpexc_mode; /* floating-point exception mode */ > unsigned int align_ctl; /* alignment handling control */ > #ifdef CONFIG_HAVE_HW_BREAKPOINT > - struct perf_event *ptrace_bps[HBP_NUM]; > + struct perf_event *ptrace_bps[HBP_NUM_MAX]; > /* > * Helps identify source of single-step exception and subsequent > * hw-breakpoint enablement > diff --git a/arch/powerpc/kernel/hw_breakpoint.c b/arch/powerpc/kernel/hw_breakpoint.c > index 72f461bd70fb..4120349e2abe 100644 > --- a/arch/powerpc/kernel/hw_breakpoint.c > +++ b/arch/powerpc/kernel/hw_breakpoint.c > @@ -38,7 +38,7 @@ static DEFINE_PER_CPU(struct perf_event *, bp_per_reg); > int hw_breakpoint_slots(int type) > { > if (type == TYPE_DATA) > - return HBP_NUM; > + return nr_wp_slots(); > return 0; /* no instruction breakpoints available */ > } > >