Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp856359ybb; Wed, 1 Apr 2020 10:54:02 -0700 (PDT) X-Google-Smtp-Source: ADFU+vs2nx2RCTIcABPjBus8JZcLCsY0STy4jw6Q0a48GDLeJW6bwyohse4EROCgL6A7Yknw0njx X-Received: by 2002:a05:6830:199:: with SMTP id q25mr18885976ota.341.1585763642107; Wed, 01 Apr 2020 10:54:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585763642; cv=none; d=google.com; s=arc-20160816; b=qSYWE0e/cXdZwMgxwunGWTZBAUW+P5JFcHHvpcj6hFAq71jLfLV9a94KuL1V8igb3C lZ2x9yVVrp1CY4S9W0jY50j2/fBjceiM359gW0WsnyBYgOPuMDt1XLG8pciFnP3jnRVL E+EGzIZsA7fj48tQD4Q99sgtJn4Dp7E8LVKM1qqv8ez+Z75DB8tyM7Mwk4RElzgs8d0v E2uybe0YH40eOp40eYiILCODopm6zKOH71QnJNzl9ltsfhsqLwnAg5UW2+iKFReh+iQu yQP/zKUTXH833dzV50dQs65/CzId051sOFKPKBKkVl7Xuymr34SjFPGJ1XOmorLddO+l YRgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=E8hYND/e4VsTPnDJydBVNOJOaPTbK2IbOtFjiFleKtE=; b=G15JnZop8uLNzwyL28yOf1pPqvg/NLYhb/VGEhyBbnA8KUO2XsYCZUVke6T2GZqsgt kBGtWtrovx+RE344+6+wloGhc+yStQxoRNqGcCxNmxEh8a2HE0IDdeSO3naVnlfOq4LI zxZDvjGXOO4pJ1cu0gTHXqb5lvxE9GhUJHQfXhp0lAPeevsiPKJLZAKQ+ZUoaabhhdXe lMkCadVI2R+6qgKynOB3DFx3wgQDNIdlt/byICBNEyBgvhJOv7YRSN/7A4e3/hcGB08B 7CZ0wrK6w4v9yEwJvyynfO27PbQftottfq+RG9cRjeR1+BuWNGoBuB3xgK8y7EfylwmV IBLw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r194si1210956oie.66.2020.04.01.10.53.49; Wed, 01 Apr 2020 10:54:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732585AbgDARv0 (ORCPT + 99 others); Wed, 1 Apr 2020 13:51:26 -0400 Received: from mga05.intel.com ([192.55.52.43]:55330 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726974AbgDARv0 (ORCPT ); Wed, 1 Apr 2020 13:51:26 -0400 IronPort-SDR: X4vOJ2hSEf405UHGHiez0fhrKjQfFcNn5nryZnlnOr3UgGqypBdd28nvZaJTIJD+wXK+Him888 Lnt7sGlqfMuQ== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Apr 2020 10:51:25 -0700 IronPort-SDR: 8kI36UCptIK/9RC+rcbxFdsTnrUhkSGiT/+Pxm7DPNFTThd8gUN2kBtYSSDWVbcF+cRiaEtX1u Bf+9Y0o0mvOw== X-IronPort-AV: E=Sophos;i="5.72,332,1580803200"; d="scan'208";a="422809389" Received: from rchatre-s.jf.intel.com ([10.54.70.76]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Apr 2020 10:51:24 -0700 From: Reinette Chatre To: tglx@linutronix.de, fenghua.yu@intel.com, bp@alien8.de, tony.luck@intel.com Cc: kuo-lang.tseng@intel.com, mingo@redhat.com, babu.moger@amd.com, hpa@zytor.com, x86@kernel.org, linux-kernel@vger.kernel.org, Reinette Chatre Subject: [PATCH 0/2] x86/resctrl: Support wider MBM counters Date: Wed, 1 Apr 2020 10:51:00 -0700 Message-Id: X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Memory Bandwidth Monitoring (MBM) is an Intel Resource Director Technology (RDT) feature that tracks Total and Local bandwidth generated which misses the L3 cache. The original Memory Bandwidth Monitoring (MBM) architectural definition defines counters of up to 62 bits and the first-generation MBM implementation uses 24 bit counters. Software is required to poll at 1 second or faster to ensure that data is retrieved before a counter rollover occurs more than once under worst conditions. As system bandwidths scale the software requirement is maintained with the introduction of a per-resource enumerable MBM counter width. This series adds support for the new enumerable MBM counter width. Details about the feature can be found in Chapter 9 of the most recent Intel ISE available from https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf Reinette Chatre (2): x86/resctrl: Maintain MBM counter width per resource x86/resctrl: Support CPUID enumeration of MBM counter width arch/x86/include/asm/processor.h | 1 + arch/x86/kernel/cpu/common.c | 5 +++++ arch/x86/kernel/cpu/resctrl/ctrlmondata.c | 8 ++++--- arch/x86/kernel/cpu/resctrl/internal.h | 15 ++++++++++--- arch/x86/kernel/cpu/resctrl/monitor.c | 27 ++++++++++++++++------- arch/x86/kernel/cpu/resctrl/rdtgroup.c | 2 +- 6 files changed, 43 insertions(+), 15 deletions(-) -- 2.21.0