Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp487460ybb; Fri, 3 Apr 2020 06:37:49 -0700 (PDT) X-Google-Smtp-Source: APiQypKNm9a1/cF4/0xPsZSSKpv8belwVEDnnOUT0SRlZR4jzlrWp467HL/U9x+l46uiUCJ6T+3S X-Received: by 2002:a05:6830:1bc9:: with SMTP id v9mr6081573ota.169.1585921068913; Fri, 03 Apr 2020 06:37:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585921068; cv=none; d=google.com; s=arc-20160816; b=Y7r5JJXo5r5q3G0CK6qR7xfJmYvtFlSkmoojpP0FjR3M0bivLDB051wrzSZRZiqygJ TcQP//M+WNQDaQW6eGTojyyJx5WwUvWQx6oufBVOhd+JITduqXK02+7VARSJZd3F+ws0 FsgN8aqaEJb514Dqml6kHRJdTQCpk1RHotLJJHb46OzrfT1BgYOE2mssqoEi9qxqAL1y wJ5dlx86+u5Mv7q63ut8lTFc/Cc6mH8zazUkCfsDUGrze2GFcQ5VXj0sHMDa5mBnGQCq hWsmsQKTFv+gifwe/aNKFjuDpGAyaoUi7lB32VWz3kbSW9FA2wpIfSZuXUOphQRYdmFg 8h3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=V495F/LWz4DvLP06Qim1MuItKKlrnJlu4+4yHQQXN3g=; b=cFSRC3k/C2YaF+s0vqIklAfZMK7lq2ZHBvOqtdckj9guCaLdDREAs/Yev0iBCSCzON 27gPZKrNFtIWKvSk8ElolyePhiFPDsFnKlLbCleqrAN7u1JpMQ8OfIG56nbAuTKFY1mH bxwox8RALmxektBEQK5ilkYkvhQxOSgcb3Tre7pIaJ0OMTRa/CbMbTwBzqGt+NAsn7OS YM7t3yrlPCaKGmSE4SoqB0Xc1UaSKQRuoUqTIrQfFgP5387E5ZCuu4DSlRXQK7O+auIV MwcaUqTUyaD6fzvingdgl35M5jr8JJfF522HW6eNL3DbeWvD89SMqEcn2ELb9fK5oKOr vEBQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nfWfM9Mx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g81si3740971oia.8.2020.04.03.06.37.36; Fri, 03 Apr 2020 06:37:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=nfWfM9Mx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390922AbgDCNgq (ORCPT + 99 others); Fri, 3 Apr 2020 09:36:46 -0400 Received: from mail-wm1-f65.google.com ([209.85.128.65]:35608 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390892AbgDCNgp (ORCPT ); Fri, 3 Apr 2020 09:36:45 -0400 Received: by mail-wm1-f65.google.com with SMTP id i19so7762610wmb.0; Fri, 03 Apr 2020 06:36:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=V495F/LWz4DvLP06Qim1MuItKKlrnJlu4+4yHQQXN3g=; b=nfWfM9MxWzYxib7CCdOhh1sz088O06aWnkrNfYybv1cChjuel6N+MlMUZK+kravUOb zmEYj8LLYMq5DwhpWpdzgqEK2OyiIz5deuMd48f6GJtb4FG4Da0lUD2/M0E98g6cTZ1E 7ece6rJUpQq7T+1uRuNrYSUkfPMPyl8cLFWwGbFhZG+pgPHHIwJkrhlWIjOVB/EIVNYK QO/1rOwNCCUetIeI765+tV5Cz8iFcYqd8pcvKxShzWTuwhTb07YVmKV/Ly1Hp7jkgPid uKFHoVKsyrFBg7l7GIB+ZmovNf5DroJQE1CUZT+oDKsxoOlbN5tnMv1ZuymiL4W5KA7o agww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=V495F/LWz4DvLP06Qim1MuItKKlrnJlu4+4yHQQXN3g=; b=MG7nya1AV84PQ6OVDp7wQfTlMac56GuaWNZVRBaAvnQN/uGK+bzrSL8vchdMP4+Y5o dBk047MwB38gdGiaqpALNhHA1U2zbyOJ4rRSuM3YJY3XZTipCYHikPthi3KKnPVr+R6d 9k68zAQyx0fzsrjshp0c7WuA4PtEHRLFVIyFIyFBcr/+j+rH8Ip6AVi2Pyd5VoS0iEP2 kHDvLFMSrKpz6RSWNSYuEp8ap7l6MliwZuvV6tEGGeI8W8HPPXPiu40Dac+EXXqJU0lr OYNTGuYF67FYmuGK+MvDDT+lWj28pFJZ2i8785QJuRGxSzweXb7zFHljXcbs2O3nAY+3 QCRQ== X-Gm-Message-State: AGi0PuZ3OvPYzyqvrpy6qYkLTFAMIsLMTGN4tXb1iexq5xIr/3hl/V4m S8+HlmXxidPgoPr3UfVlYNo= X-Received: by 2002:a05:600c:54d:: with SMTP id k13mr8587182wmc.81.1585921002311; Fri, 03 Apr 2020 06:36:42 -0700 (PDT) Received: from debian.home (ip51ccf9cd.speed.planet.nl. [81.204.249.205]) by smtp.gmail.com with ESMTPSA id r11sm12523729wrn.24.2020.04.03.06.36.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 03 Apr 2020 06:36:41 -0700 (PDT) From: Johan Jonker To: heiko@sntech.de Cc: hjc@rock-chips.com, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2] dt-bindings: display: convert rockchip rk3066 hdmi bindings to yaml Date: Fri, 3 Apr 2020 15:36:30 +0200 Message-Id: <20200403133630.7377-1-jbx6244@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current dts files with 'hdmi' nodes for rk3066 are manually verified. In order to automate this process rockchip,rk3066-hdmi.txt has to be converted to yaml. Signed-off-by: Johan Jonker --- Changes v2: Fix irq.h already included in arm-gic.h --- .../display/rockchip/rockchip,rk3066-hdmi.txt | 72 ----------- .../display/rockchip/rockchip,rk3066-hdmi.yaml | 140 +++++++++++++++++++++ 2 files changed, 140 insertions(+), 72 deletions(-) delete mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.txt create mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.yaml diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.txt b/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.txt deleted file mode 100644 index d1ad31bca..000000000 --- a/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.txt +++ /dev/null @@ -1,72 +0,0 @@ -Rockchip specific extensions for rk3066 HDMI -============================================ - -Required properties: -- compatible: - "rockchip,rk3066-hdmi"; -- reg: - Physical base address and length of the controller's registers. -- clocks, clock-names: - Phandle to HDMI controller clock, name should be "hclk". -- interrupts: - HDMI interrupt number. -- power-domains: - Phandle to the RK3066_PD_VIO power domain. -- rockchip,grf: - This soc uses GRF regs to switch the HDMI TX input between vop0 and vop1. -- ports: - Contains one port node with two endpoints, numbered 0 and 1, - connected respectively to vop0 and vop1. - Contains one port node with one endpoint - connected to a hdmi-connector node. -- pinctrl-0, pinctrl-name: - Switch the iomux for the HPD/I2C pins to HDMI function. - -Example: - hdmi: hdmi@10116000 { - compatible = "rockchip,rk3066-hdmi"; - reg = <0x10116000 0x2000>; - interrupts = ; - clocks = <&cru HCLK_HDMI>; - clock-names = "hclk"; - power-domains = <&power RK3066_PD_VIO>; - rockchip,grf = <&grf>; - pinctrl-names = "default"; - pinctrl-0 = <&hdmii2c_xfer>, <&hdmi_hpd>; - - ports { - #address-cells = <1>; - #size-cells = <0>; - hdmi_in: port@0 { - reg = <0>; - #address-cells = <1>; - #size-cells = <0>; - hdmi_in_vop0: endpoint@0 { - reg = <0>; - remote-endpoint = <&vop0_out_hdmi>; - }; - hdmi_in_vop1: endpoint@1 { - reg = <1>; - remote-endpoint = <&vop1_out_hdmi>; - }; - }; - hdmi_out: port@1 { - reg = <1>; - hdmi_out_con: endpoint { - remote-endpoint = <&hdmi_con_in>; - }; - }; - }; - }; - -&pinctrl { - hdmi { - hdmi_hpd: hdmi-hpd { - rockchip,pins = <0 RK_PA0 1 &pcfg_pull_default>; - }; - hdmii2c_xfer: hdmii2c-xfer { - rockchip,pins = <0 RK_PA1 1 &pcfg_pull_none>, - <0 RK_PA2 1 &pcfg_pull_none>; - }; - }; -}; diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.yaml b/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.yaml new file mode 100644 index 000000000..4110d003c --- /dev/null +++ b/Documentation/devicetree/bindings/display/rockchip/rockchip,rk3066-hdmi.yaml @@ -0,0 +1,140 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/rockchip/rockchip,rk3066-hdmi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip rk3066 HDMI controller + +maintainers: + - Sandy Huang + - Heiko Stuebner + +properties: + compatible: + const: rockchip,rk3066-hdmi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + const: hclk + + pinctrl-0: + maxItems: 2 + + pinctrl-names: + const: default + description: + Switch the iomux for the HPD/I2C pins to HDMI function. + + power-domains: + maxItems: 1 + + rockchip,grf: + $ref: /schemas/types.yaml#/definitions/phandle + description: + This soc uses GRF regs to switch the HDMI TX input between vop0 and vop1. + + ports: + type: object + + properties: + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + port@0: + type: object + description: + Port node with two endpoints, numbered 0 and 1, + connected respectively to vop0 and vop1. + + port@1: + type: object + description: + Port node with one endpoint connected to a hdmi-connector node. + + required: + - "#address-cells" + - "#size-cells" + - port@0 + - port@1 + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - pinctrl-0 + - pinctrl-names + - power-domains + - rockchip,grf + - ports + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + hdmi: hdmi@10116000 { + compatible = "rockchip,rk3066-hdmi"; + reg = <0x10116000 0x2000>; + interrupts = ; + clocks = <&cru HCLK_HDMI>; + clock-names = "hclk"; + pinctrl-0 = <&hdmii2c_xfer>, <&hdmi_hpd>; + pinctrl-names = "default"; + power-domains = <&power RK3066_PD_VIO>; + rockchip,grf = <&grf>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + hdmi_in: port@0 { + reg = <0>; + #address-cells = <1>; + #size-cells = <0>; + hdmi_in_vop0: endpoint@0 { + reg = <0>; + remote-endpoint = <&vop0_out_hdmi>; + }; + hdmi_in_vop1: endpoint@1 { + reg = <1>; + remote-endpoint = <&vop1_out_hdmi>; + }; + }; + hdmi_out: port@1 { + reg = <1>; + hdmi_out_con: endpoint { + remote-endpoint = <&hdmi_con_in>; + }; + }; + }; + }; + + pinctrl { + hdmi { + hdmi_hpd: hdmi-hpd { + rockchip,pins = <0 RK_PA0 1 &pcfg_pull_default>; + }; + hdmii2c_xfer: hdmii2c-xfer { + rockchip,pins = <0 RK_PA1 1 &pcfg_pull_none>, + <0 RK_PA2 1 &pcfg_pull_none>; + }; + }; + }; -- 2.11.0