Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp1100604ybb; Fri, 3 Apr 2020 18:26:26 -0700 (PDT) X-Google-Smtp-Source: APiQypLtdWOhQEnVslt6Nxi2AybmjUXtN3bCNeb0rGqkw2dd97g/ZaNpCXLsExuCw97kOWotsqfb X-Received: by 2002:a05:6830:3090:: with SMTP id f16mr8514437ots.211.1585963586541; Fri, 03 Apr 2020 18:26:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1585963586; cv=none; d=google.com; s=arc-20160816; b=S5l1tZHJr0UXsqm67R4hLvGNZcrjHgLQuRF+yr6NKBztgee+zlzTskaPn0Z1SpEe3M 5hxL3rwO8AgWeYNtGai2IiQI6W7kD+BPGJIJr1aa6QAmkDyBmteIjNTg0k+xWvzsIgPA wngI9JARAAZytKiZUipmykoekh4av7k9BGQJi+H8TrxkzvdznH42wMBbZ5kgeLgRtQ/c bTRN1l8i+XVnC6+DJsBdXpCfsSTH98B2EOSq4RwAUbvn61NVJ8g3+GC0LmwV9x40GeQr 4G2faen+MZlCtwc8WUB0sxfdJYF1uY430AXcCNkiYclzMpMy0WI4Tuk7riW4MG46CDzA /vPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=/06MYnopqzjyrf2N0nRAUhGBnkcd6r/kBjlHyehzo9I=; b=0IR9aOvK8Q+goDUDGFwipPnzBlAcqZ86F765GXnBxtTrW//KfcktmCDIvK0Nop9r0s ZTFUrryGrtHWMvIXVah0bEzY2OdqMlWszzCYU2vXCGtvdtWt4P7Cs/2HQ3JFkw74oF+E GHqAfHOjDVX8SE/5JIpcbseTSGNdSMKT/UrzS+R7DIhn4SogaBYFXvavzWA0//9PDiOn 9WbmYCCdL1qAfKGHyZklPtOniwjDQvTH0kg4aSik7L1kUh02NCNsQ/jfKZXFMx0leevm 6ZfVT1jeLOgqEvQY3+anCxJGhMYICvLR8X8HkgFkJX6MzSrqjeRK4AGRn3JkXIgfMclH i3Gg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="nynG8ud/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j206si4682305oia.158.2020.04.03.18.25.51; Fri, 03 Apr 2020 18:26:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="nynG8ud/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727134AbgDDBZS (ORCPT + 99 others); Fri, 3 Apr 2020 21:25:18 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:9125 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726620AbgDDBZQ (ORCPT ); Fri, 3 Apr 2020 21:25:16 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Fri, 03 Apr 2020 18:23:36 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 03 Apr 2020 18:25:15 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 03 Apr 2020 18:25:15 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sat, 4 Apr 2020 01:25:15 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sat, 4 Apr 2020 01:25:15 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.164.193]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 03 Apr 2020 18:25:14 -0700 From: Sowjanya Komatineni To: , , , , , , CC: , , , , , , Subject: [RFC PATCH v6 4/9] clk: tegra: Add Tegra210 CSI TPG clock gate Date: Fri, 3 Apr 2020 18:25:02 -0700 Message-ID: <1585963507-12610-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1585963507-12610-1-git-send-email-skomatineni@nvidia.com> References: <1585963507-12610-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1585963416; bh=/06MYnopqzjyrf2N0nRAUhGBnkcd6r/kBjlHyehzo9I=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=nynG8ud/22Fkty41DAxBdfnGLZBOJybm/lSHq+7gvgpWlKqOTpKU5N4ktEhDNrNER /5bPXKBFYIt0dQ/+fuTuJ9MpfIEsroGeLvOnje1YF0DPLNe0a4NOEWDPhuXqjjBh/K GTrcYDTtMnPeMg+OJK9FaCmgEUU62h+VNyQ5qOJCVrAoWQZxIVSV9+i4roxMKpN2hy Y3TXu/R++le3VUSLdANXfz8CrjSu6iZ8yetgV3f92X2jOD8+Wp1wbGRafg0IEIlZl3 u4x3vBDzMYGY0TcDT9U3MZwJYCQLCyTrIGc/v7gTF7DUNXHB3KkOokirdC1Qhz57T/ 017hplxreqNtQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra210 CSI hardware internally uses PLLD for internal test pattern generator logic. PLLD_BASE register in CAR has a bit CSI_CLK_SOURCE to enable PLLD out to CSI during TPG mode. This patch adds this CSI TPG clock gate to Tegra210 clock driver to allow Tegra video driver to ungate CSI TPG clock during TPG mode and gate during non TPG mode. Acked-by: Stephen Boyd Signed-off-by: Sowjanya Komatineni --- drivers/clk/tegra/clk-tegra210.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c index defe3b7..81a879b 100644 --- a/drivers/clk/tegra/clk-tegra210.c +++ b/drivers/clk/tegra/clk-tegra210.c @@ -3035,6 +3035,13 @@ static __init void tegra210_periph_clk_init(void __iomem *clk_base, periph_clk_enb_refcnt); clks[TEGRA210_CLK_DSIB] = clk; + /* csi_tpg */ + clk = clk_register_gate(NULL, "csi_tpg", "pll_d", + CLK_SET_RATE_PARENT, clk_base + PLLD_BASE, + 23, 0, &pll_d_lock); + clk_register_clkdev(clk, "csi_tpg", NULL); + clks[TEGRA210_CLK_CSI_TPG] = clk; + /* la */ clk = tegra_clk_register_periph("la", la_parents, ARRAY_SIZE(la_parents), &tegra210_la, clk_base, -- 2.7.4