Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp3087557ybb; Mon, 6 Apr 2020 01:36:54 -0700 (PDT) X-Google-Smtp-Source: APiQypIVZM+mNxG85x8Bk57nkwMxI1tbd6B9c5BMo4G0YZt6/dMGm5K/T7fkBKR8dIomIa4wZnE6 X-Received: by 2002:a4a:e495:: with SMTP id s21mr16512709oov.79.1586162213966; Mon, 06 Apr 2020 01:36:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586162213; cv=none; d=google.com; s=arc-20160816; b=x2pPDSX5D/41WbRR+hkWaWkJaMEkE9EdZgmnUoYlNmZwLsWLsFfPEcvgrnSoYmgMiz 7bbW0A7eCeptS6c+UBqqWee1MxaMkpIoJ8/QCol9eLWCXSAZuktLffQTht5K+GFt+l4w DASX7qtpw9iCYNRTYrJLlBaJC2w2mjbe92kxV9b6UgqiQ5lOa7oMI7TUjl9/FbBF0oV3 SwkGxJ0L0CiFBTqWOGmo2S+01/4KVNj97zUIR4z1ZdU50jdBoSKVI+B495BFAhNHUdOc Rs+kBDRfZHsAoNkDP5LZNZy6JQRqoObs6nOirbDkeKZ8hIG4BPNmvdAYm/Bwa1vG/Um6 n5mA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=Jr9bhYBzR2U4aUxYQJ3CXpNMWqnCCz/43MYyrUbx5w8=; b=OS7DdWj3w4KS62Gm+eGgoOUEO6S7qRRGyhZgqG3ArtnYEnpdhwUsEi8IXjMJVgX4aE PrZ4oOm272sT9VKQFPGuHPqmYZUmq8YUlgv4xZEDEIdokwzuK26f0K+7+w4ceQsMQ+w3 OYarlcCxpvkVfJsaaOWMN1Xm67tY3RVIWJijOfq9jF0OQByPnTz6CPnM0JtGAWcsTv6U NAnRf6sHwnomsV/K2u55fiY5k6QoUlc3vedWlynOmEtjM38Usdf/r6OD2cdk22FFCuUW uDvCSYu+7aT2IlXa9OL+ssqzCggTtuy3axLmGOqIRcJyfaPUcJxz3SXB9ubLHRgtIAeL Fxig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z13si7569251oto.214.2020.04.06.01.36.41; Mon, 06 Apr 2020 01:36:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726659AbgDFIgO (ORCPT + 99 others); Mon, 6 Apr 2020 04:36:14 -0400 Received: from retiisi.org.uk ([95.216.213.190]:37940 "EHLO hillosipuli.retiisi.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726595AbgDFIgM (ORCPT ); Mon, 6 Apr 2020 04:36:12 -0400 Received: from valkosipuli.localdomain (valkosipuli.retiisi.org.uk [IPv6:2a01:4f9:c010:4572::80:2]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-256) server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by hillosipuli.retiisi.org.uk (Postfix) with ESMTPS id 1B24F634C8C; Mon, 6 Apr 2020 11:35:08 +0300 (EEST) Received: from sailus by valkosipuli.localdomain with local (Exim 4.92) (envelope-from ) id 1jLNDn-0002Bc-5M; Mon, 06 Apr 2020 11:35:07 +0300 Date: Mon, 6 Apr 2020 11:35:07 +0300 From: Sakari Ailus To: Maxime Ripard Cc: Robert Foss , Dongchun Zhu , Fabio Estevam , Andy Shevchenko , Tomasz Figa , linux-media , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , linux-kernel , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" Subject: Re: [PATCH v6 1/3] media: dt-bindings: ov8856: Document YAML bindings Message-ID: <20200406083506.GE6127@valkosipuli.retiisi.org.uk> References: <20200331133346.372517-1-robert.foss@linaro.org> <20200331133346.372517-2-robert.foss@linaro.org> <20200401080705.j4goeqcqhoswhx4u@gilmour.lan> <20200403232736.GA6127@valkosipuli.retiisi.org.uk> <20200404093446.vuvwrhn5436h4d3s@gilmour.lan> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200404093446.vuvwrhn5436h4d3s@gilmour.lan> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Maxime, On Sat, Apr 04, 2020 at 11:34:46AM +0200, Maxime Ripard wrote: > Hi, > > On Sat, Apr 04, 2020 at 02:27:36AM +0300, Sakari Ailus wrote: > > Hi Robert, > > > > On Thu, Apr 02, 2020 at 12:10:00PM +0200, Robert Foss wrote: > > > Hey Maxime, > > > > > > On Wed, 1 Apr 2020 at 10:07, Maxime Ripard wrote: > > > > > > > > Hi, > > > > > > > > On Tue, Mar 31, 2020 at 03:33:44PM +0200, Robert Foss wrote: > > > > > From: Dongchun Zhu > > > > > > > > > > This patch adds documentation of device tree in YAML schema for the > > > > > OV8856 CMOS image sensor. > > > > > > > > > > Signed-off-by: Dongchun Zhu > > > > > Signed-off-by: Robert Foss > > > > > --- > > > > > > > > > > - Changes since v5: > > > > > * Add assigned-clocks and assigned-clock-rates > > > > > * robher: dt-schema errors > > > > > > > > > > - Changes since v4: > > > > > * Fabio: Change reset-gpio to GPIO_ACTIVE_LOW, explain in description > > > > > * Add clock-lanes property to example > > > > > * robher: Fix syntax error in devicetree example > > > > > > > > > > - Changes since v3: > > > > > * robher: Fix syntax error > > > > > * robher: Removed maxItems > > > > > * Fixes yaml 'make dt-binding-check' errors > > > > > > > > > > - Changes since v2: > > > > > Fixes comments from from Andy, Tomasz, Sakari, Rob. > > > > > * Convert text documentation to YAML schema. > > > > > > > > > > - Changes since v1: > > > > > Fixes comments from Sakari, Tomasz > > > > > * Add clock-frequency and link-frequencies in DT > > > > > > > > > > .../devicetree/bindings/media/i2c/ov8856.yaml | 150 ++++++++++++++++++ > > > > > MAINTAINERS | 1 + > > > > > 2 files changed, 151 insertions(+) > > > > > create mode 100644 Documentation/devicetree/bindings/media/i2c/ov8856.yaml > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/media/i2c/ov8856.yaml b/Documentation/devicetree/bindings/media/i2c/ov8856.yaml > > > > > new file mode 100644 > > > > > index 000000000000..beeddfbb8709 > > > > > --- /dev/null > > > > > +++ b/Documentation/devicetree/bindings/media/i2c/ov8856.yaml > > > > > @@ -0,0 +1,150 @@ > > > > > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > > > > > +# Copyright (c) 2019 MediaTek Inc. > > > > > +%YAML 1.2 > > > > > +--- > > > > > +$id: http://devicetree.org/schemas/media/i2c/ov8856.yaml# > > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > > > + > > > > > +title: Omnivision OV8856 CMOS Sensor Device Tree Bindings > > > > > + > > > > > +maintainers: > > > > > + - Ben Kao > > > > > + - Dongchun Zhu > > > > > + > > > > > +description: |- > > > > > + The Omnivision OV8856 is a high performance, 1/4-inch, 8 megapixel, CMOS > > > > > + image sensor that delivers 3264x2448 at 30fps. It provides full-frame, > > > > > + sub-sampled, and windowed 10-bit MIPI images in various formats via the > > > > > + Serial Camera Control Bus (SCCB) interface. This chip is programmable > > > > > + through I2C and two-wire SCCB. The sensor output is available via CSI-2 > > > > > + serial data output (up to 4-lane). > > > > > + > > > > > +properties: > > > > > + compatible: > > > > > + const: ovti,ov8856 > > > > > + > > > > > + reg: > > > > > + maxItems: 1 > > > > > + > > > > > + clocks: > > > > > + maxItems: 1 > > > > > + > > > > > + clock-names: > > > > > + description: > > > > > + Input clock for the sensor. > > > > > + items: > > > > > + - const: xvclk > > > > > + > > > > > + clock-frequency: > > > > > + description: > > > > > + Frequency of the xvclk clock in Hertz. > > > > > > > > We also had that discussion recently for another omnivision sensor > > > > (ov5645 iirc), but what is clock-frequency useful for? > > > > > > > > It seems that the sensor is passed in clocks, so if you need to > > > > retrieve the clock rate you should use the clock API instead. > > > > > > > > Looking at the driver, it looks like it first retrieves the clock, set > > > > it to clock-frequency, and then checks that this is OV8856_XVCLK_19_2 > > > > (19.2 MHz). > > > > > > As far as I understand it, 19.2MHz is requirement for the sensor mode > > > that currently defaults to. Some modes require higher clock speeds > > > than this however. > > > > It's very system specific. Either way, bindings should not assume a > > particular driver implementation. > > > > > > > > > > > > > The datasheet says that the sensor can have any frequency in the 6 - > > > > 27 MHz range, so this is a driver limitation and should be set in the > > > > driver using the clock API, and you can always bail out if it doesn't > > > > provide a rate that is not acceptable for the drivers assumption. > > > > > > > > In any case, you don't need clock-frequency here... > > > > > > So your suggestion is that we remove all clocks-rate properties, and > > > replace the clk_get_rate() calls in the driver with clk_set_rate() > > > calls for the desired frequencies? > > > > The driver shouldn't set the rate here unless it gets it from DT (but that > > was not the intention). So the driver should get the frequency instead. > > I'm actually saying the opposite :) > > Like you were saying, the binding (or DT, for that matter) shouldn't > assume a particular driver implementation. > > So one corollary is that if the driver has some restrictions in Linux, > it shouldn't be part of the binding, right? Correct. > > This binding uses multiple clock properties but as far as I can see, > the driver retrieves a clock using clocks and makes sure that its rate > match its limitation of 19.2MHz using clock-frequency (which is > redundant on a clk_get_rate on the clocks provided earlier). > > I'm suspecting that the parent clock on multiple SoCs can be > configured and is not a fixed rate crystal, so assigned-clocks-rate is > here just to make sure we set the frequency at the one being checked > in the driver's probe so that it all works. Agreed. > > But that 19.2MHz is not a limitation of the device itself, it's a > limitation of our implementation, so we can instead implement > something equivalent in Linux using a clk_set_rate to 19.2MHz (to make > sure that our parent clock is configured at the right rate) and the > clk_get_rate and compare that to 19.2MHz (to make sure that it's not > been rounded too far apart from the frequency we expect). > > This is doing exactly the same thing, except that we don't encode our > implementation limitations in the DT, but in the driver instead. What I really wanted to say that a driver that doesn't get the clock frequency from DT but still sets that frequency is broken. This frequency is highly system specific, and in many cases only a certain frequency is usable, for a few reasons: On many SoCs, not all common frequencies can be used (e.g. 9,6 MHz, 19,2 MHz and 24 MHz; while others are being used as well), and then that frequency affects the usable CSI-2 bus frequencies directly --- and of those, only safe, known-good ones should be used. IOW, getting the external clock frequency wrong typically has an effect that that none of the known-good CSI-2 bus clock frequencies are available. -- Regards, Sakari Ailus