Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp4370362ybb; Tue, 7 Apr 2020 06:17:01 -0700 (PDT) X-Google-Smtp-Source: APiQypKryV5IspWcvpgO49RsXnY1cvCssb8n7oUIenPBmBozGnS/9NWdh0ri01swFkdGS3Yfuj96 X-Received: by 2002:a9d:3b6:: with SMTP id f51mr1579988otf.255.1586265420873; Tue, 07 Apr 2020 06:17:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586265420; cv=none; d=google.com; s=arc-20160816; b=KZfV2eKwJBOu+rOabyNaqUhg2siZsXTe2Bes+WuBU+WLy5MAu8aUnWiNkZDN0wJ7c+ DEAk1Vy4vCPsH6ipJMVlBlvSHIrqrZvd3GPf384y8wfSHWqYwcA/54rLg9hc2d/oINDP u71/nuY7+B6QpKjBrOYXWK6xAL7Aj4IA66X/ZoS5JeK44PIUOrOujPTpK6drcdsknFh8 u2hjIfZpJMfZo93Stv20hNug4Db+jBo64iHSL7qqYi1Aj3axfTtOTKwo8t0oLX/s/nPy 1Ih9CTvS6cpXCmsp96l76SmUhwEvYp9hBH4aPmBnH8EXv5T/oDa5nzAmNtRRopEFIB89 b8Iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:references:cc:to:subject :ironport-sdr:ironport-sdr; bh=0dMZxuOwo0qiu9s/w/52kRZlw9n7n73XulkCu1AwSaE=; b=buUIj6KAB+kDb3ftRgUObBksr34Kmk9BJ9s0cLnJ8S/ynduook57P6KA3fi1FyzgO5 y1E/4K/2KvYaUtzsnTBKF2e7oXqAENvR4R0C3nCLoI+wkr4QiZJQK6T1pkdKwFAQWbQK 2YFUUt2+9OK0BcB1TzpczMuD3DXR8qgSVxin79R4sVMGXewrn5zOF5CvpCM18kA2sBl+ CJYbHDvILjTzptUgPj6PNrZvrKCuCeZ+/durwNSv/4/bLY2sMsjx/aZeRp4M/AfKvnAA 1yJkuLt7YoDrmn9CG7L/fjUovPkTq41LsmMCbqTi2ndCK4CfPMcxh16qVUpTDZxZ1A4N XBBw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s15si610808oie.175.2020.04.07.06.16.41; Tue, 07 Apr 2020 06:17:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728892AbgDGNOf (ORCPT + 99 others); Tue, 7 Apr 2020 09:14:35 -0400 Received: from mga03.intel.com ([134.134.136.65]:40466 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728663AbgDGNOf (ORCPT ); Tue, 7 Apr 2020 09:14:35 -0400 IronPort-SDR: UpYyJ7eHJYrS7BJd6ae1nj+Zq+ZiHP4Skm231tMGmPQh8jzq+bNe8DZi7CDchXqJgYvEbPUFvH HsLCvlaN98rw== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Apr 2020 06:14:34 -0700 IronPort-SDR: r/0dr6EYTZwxWLxIayR2ZXR9NdFw9Xa9tYai4ILG9dVOsoYZY+SxJMYB3W6M6W/SDKcRT5hmRl dpKdSYCIt5OQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.72,354,1580803200"; d="scan'208";a="254453175" Received: from chenb-mobl1.amr.corp.intel.com (HELO [10.255.231.128]) ([10.255.231.128]) by orsmga006.jf.intel.com with ESMTP; 07 Apr 2020 06:14:33 -0700 Subject: Re: [RFC PATCH v2] x86/arch_prctl: Add ARCH_SET_XCR0 to set XCR0 per-thread To: Keno Fischer , linux-kernel@vger.kernel.org Cc: Thomas Gleixner , Ingo Molnar , x86@kernel.org, "H. Peter Anvin" , Borislav Petkov , Dave Hansen , Andi Kleen , Kyle Huey , Robert O'Callahan References: <20200407011259.GA72735@juliacomputing.com> From: Dave Hansen Openpgp: preference=signencrypt Autocrypt: addr=dave.hansen@intel.com; keydata= mQINBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABtEVEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gKEludGVsIFdvcmsgQWRkcmVzcykgPGRhdmUuaGFuc2VuQGludGVs LmNvbT6JAjgEEwECACIFAlQ+9J0CGwMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheAAAoJEGg1 lTBwyZKwLZUP/0dnbhDc229u2u6WtK1s1cSd9WsflGXGagkR6liJ4um3XCfYWDHvIdkHYC1t MNcVHFBwmQkawxsYvgO8kXT3SaFZe4ISfB4K4CL2qp4JO+nJdlFUbZI7cz/Td9z8nHjMcWYF IQuTsWOLs/LBMTs+ANumibtw6UkiGVD3dfHJAOPNApjVr+M0P/lVmTeP8w0uVcd2syiaU5jB aht9CYATn+ytFGWZnBEEQFnqcibIaOrmoBLu2b3fKJEd8Jp7NHDSIdrvrMjYynmc6sZKUqH2 I1qOevaa8jUg7wlLJAWGfIqnu85kkqrVOkbNbk4TPub7VOqA6qG5GCNEIv6ZY7HLYd/vAkVY E8Plzq/NwLAuOWxvGrOl7OPuwVeR4hBDfcrNb990MFPpjGgACzAZyjdmYoMu8j3/MAEW4P0z F5+EYJAOZ+z212y1pchNNauehORXgjrNKsZwxwKpPY9qb84E3O9KYpwfATsqOoQ6tTgr+1BR CCwP712H+E9U5HJ0iibN/CDZFVPL1bRerHziuwuQuvE0qWg0+0SChFe9oq0KAwEkVs6ZDMB2 P16MieEEQ6StQRlvy2YBv80L1TMl3T90Bo1UUn6ARXEpcbFE0/aORH/jEXcRteb+vuik5UGY 5TsyLYdPur3TXm7XDBdmmyQVJjnJKYK9AQxj95KlXLVO38lcuQINBFRjzmoBEACyAxbvUEhd GDGNg0JhDdezyTdN8C9BFsdxyTLnSH31NRiyp1QtuxvcqGZjb2trDVuCbIzRrgMZLVgo3upr MIOx1CXEgmn23Zhh0EpdVHM8IKx9Z7V0r+rrpRWFE8/wQZngKYVi49PGoZj50ZEifEJ5qn/H Nsp2+Y+bTUjDdgWMATg9DiFMyv8fvoqgNsNyrrZTnSgoLzdxr89FGHZCoSoAK8gfgFHuO54B lI8QOfPDG9WDPJ66HCodjTlBEr/Cwq6GruxS5i2Y33YVqxvFvDa1tUtl+iJ2SWKS9kCai2DR 3BwVONJEYSDQaven/EHMlY1q8Vln3lGPsS11vSUK3QcNJjmrgYxH5KsVsf6PNRj9mp8Z1kIG qjRx08+nnyStWC0gZH6NrYyS9rpqH3j+hA2WcI7De51L4Rv9pFwzp161mvtc6eC/GxaiUGuH BNAVP0PY0fqvIC68p3rLIAW3f97uv4ce2RSQ7LbsPsimOeCo/5vgS6YQsj83E+AipPr09Caj 0hloj+hFoqiticNpmsxdWKoOsV0PftcQvBCCYuhKbZV9s5hjt9qn8CE86A5g5KqDf83Fxqm/ vXKgHNFHE5zgXGZnrmaf6resQzbvJHO0Fb0CcIohzrpPaL3YepcLDoCCgElGMGQjdCcSQ+Ci FCRl0Bvyj1YZUql+ZkptgGjikQARAQABiQIfBBgBAgAJBQJUY85qAhsMAAoJEGg1lTBwyZKw l4IQAIKHs/9po4spZDFyfDjunimEhVHqlUt7ggR1Hsl/tkvTSze8pI1P6dGp2XW6AnH1iayn yRcoyT0ZJ+Zmm4xAH1zqKjWplzqdb/dO28qk0bPso8+1oPO8oDhLm1+tY+cOvufXkBTm+whm +AyNTjaCRt6aSMnA/QHVGSJ8grrTJCoACVNhnXg/R0g90g8iV8Q+IBZyDkG0tBThaDdw1B2l asInUTeb9EiVfL/Zjdg5VWiF9LL7iS+9hTeVdR09vThQ/DhVbCNxVk+DtyBHsjOKifrVsYep WpRGBIAu3bK8eXtyvrw1igWTNs2wazJ71+0z2jMzbclKAyRHKU9JdN6Hkkgr2nPb561yjcB8 sIq1pFXKyO+nKy6SZYxOvHxCcjk2fkw6UmPU6/j/nQlj2lfOAgNVKuDLothIxzi8pndB8Jju KktE5HJqUUMXePkAYIxEQ0mMc8Po7tuXdejgPMwgP7x65xtfEqI0RuzbUioFltsp1jUaRwQZ MTsCeQDdjpgHsj+P2ZDeEKCbma4m6Ez/YWs4+zDm1X8uZDkZcfQlD9NldbKDJEXLIjYWo1PH hYepSffIWPyvBMBTW2W5FRjJ4vLRrJSUoEfJuPQ3vW9Y73foyo/qFoURHO48AinGPZ7PC7TF vUaNOTjKedrqHkaOcqB185ahG2had0xnFsDPlx5y Message-ID: <8f95e8b4-415f-1652-bb02-0a7c631c72ac@intel.com> Date: Tue, 7 Apr 2020 06:14:33 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: <20200407011259.GA72735@juliacomputing.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org I didn't review the first attempt at this, but this looks like a really bad idea to me. I don't 100% buy the arguments that this shouldn't be done in a VM. The x86 virtualization architecture was literally designed to hide hardware details like this. I can't imagine ever merging this until using VMs or at least the KVM API has been completely ruled out. I don't doubt that this approach works in a controlled environment. But, I can't imagine that we could ever wrap sane semantics around such a beast. For instance, what would ARCH_SET_XCR0 do in a signal handler? The components are mostly in their init states so xstate_is_initial() will pass. But the kernel's XRSTOR might #GP because it might try to restore states that are not enabled in XCR0 now. Also, this has to be done before XCR0's state is observed by userspace, which the kernel can't easily do once the program is off and running. This tells me that it really needs to be done at execve() time, even before the first program instruction runs. These are usually the kinds of things that you figure out when you try to go write a manpage for one of these suckers. How does this work with things like xstateregs_[gs]et() where the format of the kernel buffer and thus the kernel XCR0 is exposed as part of our ABI? With this patch, wouldn't a debugger app see a state buffer that looks invalid? Where else in our ABI is the format of the XSAVE buffer exposed? I'm extra wary of a v2 that's missing the CodingStyle and changelog basics as well. > +static int xcr0_is_legal(unsigned long xcr0) > +{ > + /* Conservatively disallow anything above bit 9, > + * to avoid accidentally allowing the disabling of > + * new features without updating these checks > + */ > + if (xcr0 & ~((1 << 10) - 1)) > + return 0; Yay, magic numbers! This would be much better as a BUILD_BUG_ON(). > + if (!(xcr0 & XFEATURE_MASK_FP)) > + return 0; > + if ((xcr0 & XFEATURE_MASK_YMM) && !(xcr0 & XFEATURE_MASK_SSE)) > + return 0; > + if ((!(xcr0 & XFEATURE_MASK_BNDREGS)) != > + (!(xcr0 & XFEATURE_MASK_BNDCSR))) > + return 0; > + if (xcr0 & XFEATURE_MASK_AVX512) { > + if (!(xcr0 & XFEATURE_MASK_YMM)) > + return 0; > + if ((xcr0 & XFEATURE_MASK_AVX512) != XFEATURE_MASK_AVX512) > + return 0; > + } > + return 1; > +} This appears to copy (instead of refactoring) code from __kvm_set_xcr(), yet manages to get the indentation different and wrong.