Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp4543519ybb; Tue, 7 Apr 2020 09:28:31 -0700 (PDT) X-Google-Smtp-Source: APiQypKD/9ursjrpAZ+Q6Pw4eCe/barUmIOZVneEEXbVv4uBr49ymcYw28e8elM8Xr9qlEjLDDrf X-Received: by 2002:aca:56c7:: with SMTP id k190mr67913oib.127.1586276910898; Tue, 07 Apr 2020 09:28:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586276910; cv=none; d=google.com; s=arc-20160816; b=pXyd4HuwbbyiKLeOvR5qUdPURLxaFXpwz8fbED88Gf+7KxDN8nG3fYchpGbB7Cv+3W Y7FqiRwxbTN6g17ZXK+85bSib9tlLWfSpljf1iQO96sDEIOqeYYjReXXpZ0BcjRG7J0W Bjj2D0ZbCShnDJFNv+cuTwki35P1yfP2bypu4LFi8rphTolHCyB08tck2GAWt81Ep5Sr NWop7bfr5jAzVsy3OwGeJuzvxfvmJlB6c5zTsadyxzqIz3QFHQ0EGS2nVQAPBtuPVo6s iSxvLnUmccX2UYbyduFnkLTwhLd0lkjcz3ZK+5Vq9dFL31mEQ0EcDrbtIRHYMx43V5D1 MBwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:references:cc:to:subject :ironport-sdr:ironport-sdr; bh=Hsd+TF2Ltu09qJF/Y7yT7dJtWkCy3gmBd08j/xrPAms=; b=RT8xlH/5UPW3e8iykONw7ZUEWDAMD2CJv1WcPaYGMAnQWqgMfLwmilVw8b2SqRnUQ8 wD2JXxu3GCVMTeW2498dIcyeBkfw0iGaU9AACN1p8imTQrBx3ReUHIqFbPdIWfMg8lGl +U41Kzy6aALZuVV9LFq+iNwevvyplyL9EMhudNUMZNdGzoK8taIfuGoeWyCnbBrQ82FU 1PqZ/lmGJ1AL1JraZMm0Dfodz7BABZEddMS+hm8r1d9QsBLFYnNTAMpALwlNYDVE7Nan 2dHpZrI3MVaYZ8d2HTnf+RJT942jp8+KP06X7IpyLGOL3W9D68ippeMKzlOAls4xZbBe I2Ug== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i25si827126oob.39.2020.04.07.09.28.17; Tue, 07 Apr 2020 09:28:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727300AbgDGQ1i (ORCPT + 99 others); Tue, 7 Apr 2020 12:27:38 -0400 Received: from mga06.intel.com ([134.134.136.31]:32973 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726776AbgDGQ1i (ORCPT ); Tue, 7 Apr 2020 12:27:38 -0400 IronPort-SDR: 2VlTbSxVbBSbuYw1ydcGX/vPTduvbQflHNBXRKtVEs8jtp7Y0AvkW362WdSb+Ph6A10JWxoSh6 aCGgF9SqgEqw== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Apr 2020 09:27:37 -0700 IronPort-SDR: X45ded2A9SgUXwbH/l+PIMaqb/QJ89zgSdi/8J/tx1pNQTytOCCP4R5rWkwrDffgCQwmutwOe3 P3tMODcwjmJg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.72,355,1580803200"; d="scan'208";a="254507809" Received: from chenb-mobl1.amr.corp.intel.com (HELO [10.255.231.128]) ([10.255.231.128]) by orsmga006.jf.intel.com with ESMTP; 07 Apr 2020 09:27:32 -0700 Subject: Re: [RFC PATCH v2] x86/arch_prctl: Add ARCH_SET_XCR0 to set XCR0 per-thread To: Keno Fischer Cc: Linux Kernel Mailing List , Thomas Gleixner , Ingo Molnar , "maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)" , "H. Peter Anvin" , Borislav Petkov , Dave Hansen , Andi Kleen , Kyle Huey , Robert O'Callahan References: <20200407011259.GA72735@juliacomputing.com> <8f95e8b4-415f-1652-bb02-0a7c631c72ac@intel.com> From: Dave Hansen Openpgp: preference=signencrypt Autocrypt: addr=dave.hansen@intel.com; keydata= mQINBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABtEVEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gKEludGVsIFdvcmsgQWRkcmVzcykgPGRhdmUuaGFuc2VuQGludGVs LmNvbT6JAjgEEwECACIFAlQ+9J0CGwMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheAAAoJEGg1 lTBwyZKwLZUP/0dnbhDc229u2u6WtK1s1cSd9WsflGXGagkR6liJ4um3XCfYWDHvIdkHYC1t MNcVHFBwmQkawxsYvgO8kXT3SaFZe4ISfB4K4CL2qp4JO+nJdlFUbZI7cz/Td9z8nHjMcWYF IQuTsWOLs/LBMTs+ANumibtw6UkiGVD3dfHJAOPNApjVr+M0P/lVmTeP8w0uVcd2syiaU5jB aht9CYATn+ytFGWZnBEEQFnqcibIaOrmoBLu2b3fKJEd8Jp7NHDSIdrvrMjYynmc6sZKUqH2 I1qOevaa8jUg7wlLJAWGfIqnu85kkqrVOkbNbk4TPub7VOqA6qG5GCNEIv6ZY7HLYd/vAkVY E8Plzq/NwLAuOWxvGrOl7OPuwVeR4hBDfcrNb990MFPpjGgACzAZyjdmYoMu8j3/MAEW4P0z F5+EYJAOZ+z212y1pchNNauehORXgjrNKsZwxwKpPY9qb84E3O9KYpwfATsqOoQ6tTgr+1BR CCwP712H+E9U5HJ0iibN/CDZFVPL1bRerHziuwuQuvE0qWg0+0SChFe9oq0KAwEkVs6ZDMB2 P16MieEEQ6StQRlvy2YBv80L1TMl3T90Bo1UUn6ARXEpcbFE0/aORH/jEXcRteb+vuik5UGY 5TsyLYdPur3TXm7XDBdmmyQVJjnJKYK9AQxj95KlXLVO38lcuQINBFRjzmoBEACyAxbvUEhd GDGNg0JhDdezyTdN8C9BFsdxyTLnSH31NRiyp1QtuxvcqGZjb2trDVuCbIzRrgMZLVgo3upr MIOx1CXEgmn23Zhh0EpdVHM8IKx9Z7V0r+rrpRWFE8/wQZngKYVi49PGoZj50ZEifEJ5qn/H Nsp2+Y+bTUjDdgWMATg9DiFMyv8fvoqgNsNyrrZTnSgoLzdxr89FGHZCoSoAK8gfgFHuO54B lI8QOfPDG9WDPJ66HCodjTlBEr/Cwq6GruxS5i2Y33YVqxvFvDa1tUtl+iJ2SWKS9kCai2DR 3BwVONJEYSDQaven/EHMlY1q8Vln3lGPsS11vSUK3QcNJjmrgYxH5KsVsf6PNRj9mp8Z1kIG qjRx08+nnyStWC0gZH6NrYyS9rpqH3j+hA2WcI7De51L4Rv9pFwzp161mvtc6eC/GxaiUGuH BNAVP0PY0fqvIC68p3rLIAW3f97uv4ce2RSQ7LbsPsimOeCo/5vgS6YQsj83E+AipPr09Caj 0hloj+hFoqiticNpmsxdWKoOsV0PftcQvBCCYuhKbZV9s5hjt9qn8CE86A5g5KqDf83Fxqm/ vXKgHNFHE5zgXGZnrmaf6resQzbvJHO0Fb0CcIohzrpPaL3YepcLDoCCgElGMGQjdCcSQ+Ci FCRl0Bvyj1YZUql+ZkptgGjikQARAQABiQIfBBgBAgAJBQJUY85qAhsMAAoJEGg1lTBwyZKw l4IQAIKHs/9po4spZDFyfDjunimEhVHqlUt7ggR1Hsl/tkvTSze8pI1P6dGp2XW6AnH1iayn yRcoyT0ZJ+Zmm4xAH1zqKjWplzqdb/dO28qk0bPso8+1oPO8oDhLm1+tY+cOvufXkBTm+whm +AyNTjaCRt6aSMnA/QHVGSJ8grrTJCoACVNhnXg/R0g90g8iV8Q+IBZyDkG0tBThaDdw1B2l asInUTeb9EiVfL/Zjdg5VWiF9LL7iS+9hTeVdR09vThQ/DhVbCNxVk+DtyBHsjOKifrVsYep WpRGBIAu3bK8eXtyvrw1igWTNs2wazJ71+0z2jMzbclKAyRHKU9JdN6Hkkgr2nPb561yjcB8 sIq1pFXKyO+nKy6SZYxOvHxCcjk2fkw6UmPU6/j/nQlj2lfOAgNVKuDLothIxzi8pndB8Jju KktE5HJqUUMXePkAYIxEQ0mMc8Po7tuXdejgPMwgP7x65xtfEqI0RuzbUioFltsp1jUaRwQZ MTsCeQDdjpgHsj+P2ZDeEKCbma4m6Ez/YWs4+zDm1X8uZDkZcfQlD9NldbKDJEXLIjYWo1PH hYepSffIWPyvBMBTW2W5FRjJ4vLRrJSUoEfJuPQ3vW9Y73foyo/qFoURHO48AinGPZ7PC7TF vUaNOTjKedrqHkaOcqB185ahG2had0xnFsDPlx5y Message-ID: <5208ad1e-cd9b-d57e-15b0-0ca935fccacd@intel.com> Date: Tue, 7 Apr 2020 09:27:31 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org >> How does this work with things like xstateregs_[gs]et() where the format >> of the kernel buffer and thus the kernel XCR0 is exposed as part of our >> ABI?  With this patch, wouldn't a debugger app see a state buffer that >> looks invalid? > > Since those operate on the in-kernel buffer of these, which > in this patch always uses the unmodified XCR0, ptracers > should not observe a difference. Those operate on *BOTH* kernel and userspace buffers. They copy between them. That's kinda the point. :) But I don't see any modifications to copy_xstate_to_user() or user_regset_copyout() in your patch. I suspect the patch thus far is only the tip of the iceberg. I'd really suggest doing some more thorough audits of all of the locations in the kernel that touch the fpu buffer *or* that call XSAVE/XRSTOR. I'm pretty sure that audit hasn't been done or the ptrace example would have been found already. >> I'm also trying to think of what kinds of things CPU companies add to >> their architectures that would break this stuff.  I can't recall ever >> having a discussion with folks at Intel where we're designing a CPU >> feature and we say, "Can't do that, it would break record/replay". > > Heh, I'm having these discussions for you - ask me which Intel > microarchitectures have interesting bugs here ;). The fact that rr works, > is pretty much the only reason we buy Intel hardware these days, so > there is at least a good reason for Intel folks to care. I think the evil > plan is to make rr so good that everybody is using it, so you'll > start having these conversations more :). Having reverse execution is a laudable goal. I've been using this: https://www.windriver.com/products/simics/ to do kernel (and occasional app) debugging the last few years, and its reverse execution is invaluable for certain kinds of debugging. But, it's also not my daily go-to for debugging. I'm just far from convinced that we your problem is worth solving, especially in the place you're proposing to solve it.