Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp1460368ybb; Thu, 9 Apr 2020 02:34:09 -0700 (PDT) X-Google-Smtp-Source: APiQypLalOXvBfQT/AielYac2H+Dmppmi77udzdTkAoZzbd9zYF/fWgXW3xWpGAVJVWFx/LvmJ+u X-Received: by 2002:a9d:7f19:: with SMTP id j25mr3043808otq.129.1586424849163; Thu, 09 Apr 2020 02:34:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586424849; cv=none; d=google.com; s=arc-20160816; b=JHwPF3KHxfm6htv4+sWUqUYIsOusI6nx4HrYdJa343pyDCtXkudafxxxBgzoQicEY0 GctkSNz+cu2tjzTjL5q3fYOhPQMMQzu2IVhJ6M1KD8HY9tRqvhVJex3MkKMzHlLGgg4h SH7knc8htg5XpZL1Tzro0nLWpuvlbaEJaVEHlvE3tJO7h6/DRqIS6wi73w4CDW3Qrf0C Z3zUP8qWiaLSbGqm3HgohAtmnasbEcmhi9Dm7p0N4ewBPYyTTG/S6VmsDtDDObmsE8FW dxXCPgdKHBtxuGGZY+4YDsU7OZTYjfAUQXHHsmkyWF3aTjovpJ+FdIJUC2vIjJjc/7Wo ywWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date:dkim-signature; bh=wAAZczRruyTEI+50TFrIQ5eSdhHFgxk6aP2o3jWiQSk=; b=niO124hllYjLzRAyq7vueLLjWt2fu1LGuz/RD6lZe73ZgLXIICuo0OBdahm8THqcFV B3VCmZoTsc0HdHTVH0ZOdZVncqD1R0uO7xPgSzLD+59hvDnWWu4X5iLXdkPcxcUUCNxV RF0KB9XWr/2yAtSQnzJfIGKvhgV70j7pTqDPiYoWWbwlMN1rjgai0xtVWLxm66X6R0Ck k/bkz8TS2mKKlBMhkkWgD9pRLv/DkIli1LlW15eh6k/jSQBcu+YIvVMg+83iilgd36MU Kkm7X4/UXdAVIF1e90GBizcA5/SGudkfXBI/kG9j/YxvGminenQ1Q8u3LYq0UruzyHUo TCGw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=gSUHo4+B; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h7si3288352oia.277.2020.04.09.02.33.54; Thu, 09 Apr 2020 02:34:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=gSUHo4+B; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726571AbgDIJby (ORCPT + 99 others); Thu, 9 Apr 2020 05:31:54 -0400 Received: from mail.kernel.org ([198.145.29.99]:43850 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725828AbgDIJbx (ORCPT ); Thu, 9 Apr 2020 05:31:53 -0400 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 5518220730; Thu, 9 Apr 2020 09:31:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1586424713; bh=yu1DxhA5goDLvRx/GPY7agiWxznEHMQNlRX0ba5w0Mk=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=gSUHo4+B6MWf9VBolg2AvbN+t9D926yHPJkK5bSTa93ofzCplHB/Tgjl/uBT29NPL FShJubWHD3/RVb6Eersg/7hprxFTloZioz9EWSAD75N2SEGcmCaF5QKHyCi0+mJsJ6 IeNija7yfMYeS2fVSiSWK2GSiQuRTHgDh6yUCyPE= Received: from 78.163-31-62.static.virginmediabusiness.co.uk ([62.31.163.78] helo=why) by disco-boy.misterjones.org with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1jMTXG-001rlN-39; Thu, 09 Apr 2020 10:31:46 +0100 Date: Thu, 9 Apr 2020 10:31:44 +0100 From: Marc Zyngier To: Grygorii Strashko Cc: Nishanth Menon , Tero Kristo , Santosh Shilimkar , Thomas Gleixner , Jason Cooper , Lokesh Vutla , Peter Ujfalusi , Sekhar Nori , , Vignesh Raghavendra , Subject: Re: [PATCH] irqchip/ti-sci-inta: fix processing of masked irqs Message-ID: <20200409103144.3b2169bf@why> In-Reply-To: <20200408191532.31252-1-grygorii.strashko@ti.com> References: <20200408191532.31252-1-grygorii.strashko@ti.com> Organization: Approximate X-Mailer: Claws Mail 3.17.5 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 62.31.163.78 X-SA-Exim-Rcpt-To: grygorii.strashko@ti.com, nm@ti.com, t-kristo@ti.com, ssantosh@kernel.org, tglx@linutronix.de, jason@lakedaemon.net, lokeshvutla@ti.com, peter.ujfalusi@ti.com, nsekhar@ti.com, linux-kernel@vger.kernel.org, vigneshr@ti.com, linux-arm-kernel@lists.infradead.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 8 Apr 2020 22:15:32 +0300 Grygorii Strashko wrote: > The ti_sci_inta_irq_handler() does not take into account INTA IRQs state > (masked/unmasked) as it uses INTA_STATUS_CLEAR_j register to get INTA IRQs > status, which provides raw status value. > This causes hard IRQ handlers to be called or threaded handlers to be > scheduled many times even if corresponding INTA IRQ is masked. > Above, first of all, affects the LEVEL interrupts processing and causes > unexpected behavior up the system stack or crash. > > Fix it by using the Interrupt Masked Status INTA_STATUSM_j register which > provides masked INTA IRQs status. > > Fixes: 9f1463b86c13 ("irqchip/ti-sci-inta: Add support for Interrupt Aggregator driver") > Signed-off-by: Grygorii Strashko Given the failure mode, doesn't this deserve a Cc stable? > --- > drivers/irqchip/irq-ti-sci-inta.c | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) > > diff --git a/drivers/irqchip/irq-ti-sci-inta.c b/drivers/irqchip/irq-ti-sci-inta.c > index 8f6e6b08eadf..7e3ebf6ed2cd 100644 > --- a/drivers/irqchip/irq-ti-sci-inta.c > +++ b/drivers/irqchip/irq-ti-sci-inta.c > @@ -37,6 +37,7 @@ > #define VINT_ENABLE_SET_OFFSET 0x0 > #define VINT_ENABLE_CLR_OFFSET 0x8 > #define VINT_STATUS_OFFSET 0x18 > +#define VINT_STATUS_MASKED_OFFSET 0x20 > > /** > * struct ti_sci_inta_event_desc - Description of an event coming to > @@ -116,7 +117,7 @@ static void ti_sci_inta_irq_handler(struct irq_desc *desc) > chained_irq_enter(irq_desc_get_chip(desc), desc); > > val = readq_relaxed(inta->base + vint_desc->vint_id * 0x1000 + > - VINT_STATUS_OFFSET); > + VINT_STATUS_MASKED_OFFSET); > > for_each_set_bit(bit, &val, MAX_EVENTS_PER_VINT) { > virq = irq_find_mapping(domain, vint_desc->events[bit].hwirq); Otherwise queued for post -rc1. Thanks, M. -- Jazz is not dead. It just smells funny...