Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates
 149.199.60.83 as permitted sender) receiver=protection.outlook.com;
 client-ip=149.199.60.83; helo=xsj-pvapsmtpgw01;
Subject: Re: [PATCH v2 0/2] drivers: clk: zynqmp: Update fraction clock check
 from custom type flags
To:     Jolly Shah <jolly.shah@xilinx.com>, olof@lixom.net,
        mturquette@baylibre.com, sboyd@kernel.org, michal.simek@xilinx.com,
        arm@kernel.org, linux-clk@vger.kernel.org
Cc:     rajanv@xilinx.com, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org
References: <1584048699-24186-1-git-send-email-jolly.shah@xilinx.com>
From:   Jolly Shah <jolly.shah@xilinx.com>
Message-ID: <793fb28e-1292-320b-2f03-6c529bba38d8@xilinx.com>
Date:   Thu, 9 Apr 2020 13:48:04 -0700
User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:68.0)
 Gecko/20100101 Thunderbird/68.6.0
MIME-Version: 1.0
In-Reply-To: <1584048699-24186-1-git-send-email-jolly.shah@xilinx.com>
Content-Type: text/plain; charset=windows-1252; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Apr 2020 20:48:28.8762
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: fe2a4ba0-6f96-43fb-7def-08d7dcc75b8e
X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.83];Helo=[xsj-pvapsmtpgw01]
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR02MB6425
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Stephan,

Ping. Please review.

Thanks,
Jolly Shah

 > ------Original Message------
 > From: Jolly Shah <jolly.shah@xilinx.com>
 > Sent:  Thursday, March 12, 2020 2:31PM
 > To: Olof <olof@lixom.net>, Mturquette <mturquette@baylibre.com>, 
Sboyd <sboyd@kernel.org>, Michal Simek <michal.simek@xilinx.com>, Arm 
<arm@kernel.org>, Linux-clk <linux-clk@vger.kernel.org>
 > Cc: Rajan Vaja <rajanv@xilinx.com>, 
Linux-arm-kernel@lists.infradead.org 
<linux-arm-kernel@lists.infradead.org>, Linux-kernel@vger.kernel.org 
<linux-kernel@vger.kernel.org>, Jolly Shah <jolly.shah@xilinx.com>
 > Subject: [PATCH v2 0/2] drivers: clk: zynqmp: Update fraction clock 
check from custom type flags
 >
> This patch series adds support for custom type flags passed from
> firmware. It also update  fraction clock check from custom type
> flags since new firmware pass CLK_FRAC flag as a part of custom flags
> instead of clkflags as CLK_FRAC is not common clock framework flag.
> 
> This patch series maintains backward compatibility with older version
> of firmware.
> v2:
>   -PATCH[2/2] Correct BIT index of CLK_FRAC in custom_type_flag
> 
> Rajan Vaja (1):
>    drivers: clk: zynqmp: Add support for custom type flags
> 
> Tejas Patel (1):
>    drivers: clk: zynqmp: Update fraction clock check from custom type
>      flags
> 
>   drivers/clk/zynqmp/clk-zynqmp.h | 1 +
>   drivers/clk/zynqmp/clkc.c       | 4 ++++
>   drivers/clk/zynqmp/divider.c    | 6 ++++--
>   3 files changed, 9 insertions(+), 2 deletions(-)
>