Received: by 2002:a25:6193:0:0:0:0:0 with SMTP id v141csp231970ybb; Tue, 14 Apr 2020 23:50:40 -0700 (PDT) X-Google-Smtp-Source: APiQypJ/1OFk9isVW0mYP8bOhUcEJXjT0ry9dy/hqOs0pQBXXzeSXxSbW/Y+K0LD74iB7+zLRXNc X-Received: by 2002:a05:6402:1c8b:: with SMTP id cy11mr24440147edb.102.1586933440634; Tue, 14 Apr 2020 23:50:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586933440; cv=none; d=google.com; s=arc-20160816; b=Ff1qKMzESH2hC2zUE3KK+/SEPEh6k96WPN9f09yTqVd01tEmeI4LoAz53s0xvhQ746 NTwW0SDZSwJTSwz1iQxtt/3RUQ/eQ8WOe1kQ8ZtyLefDLWEJ9KH0oBldpnne9hjQ+6Nk Ur48zlj65muggW+r2IqhLTFbTMIgABSj0PndsOKPkh10VAjFwVizg+xpO0j5Gxczx0AK BAoC8L6Gnh4NXPznFu8RXcHegwDtMQN+UH7ajGnr9PJ/5kv+9MnZQUl7TBe8b3ITumIc HBO3JeEXeeZCi+Yg5vz2Nsn5ek8ZBTxL5vcvXvam216ZcDGgG9FMKCNPr34OXZciGTDe n0BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=sKcdReHZH4dQ3MjmfiQWJiUkJulETKWQClr0TZFlNXw=; b=zzd0GsBouQy/d6c9QCJiUc6whi0pTQgHT+Hcoh65cV5ryL6vn7u2krCXUjC5d6BcVY A2SPoSE6ZT0rxKqBhDELUTfIjheLBqdhhz+ktJFsC8YQmsUg0p7Zfoec4a4vFSeF+RdK 9krxNbb5T4arQl6Y8jU8YP7a2t8EGgRHlL9rVTYnUlQdTZsSOkKExupPk+5y+7H2erew H6n3fGQHJSkBF2RVUGoDLTeNd/aocta3m7POqu8JpvxkYCNQP4Wu7+6YZR062YDEk4d0 OClm6GGEDkgpMRzrauEq6ZjrGFbyBPoWBykNv88KaH8GaAxOJnr3brNT0hmdUYTOMo6F XlzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p12si9599474eju.367.2020.04.14.23.50.17; Tue, 14 Apr 2020 23:50:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404088AbgDNCZR (ORCPT + 99 others); Mon, 13 Apr 2020 22:25:17 -0400 Received: from mga05.intel.com ([192.55.52.43]:4035 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2404081AbgDNCZP (ORCPT ); Mon, 13 Apr 2020 22:25:15 -0400 IronPort-SDR: 33dO5Bt+XDujo5bJXhqRatLL3O31/0+Wzts8/9zyrDAkQwPnC9/ioXiwBJBGcQadm9jOMReCqz cHPKGPJwo0Jw== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 Apr 2020 19:25:15 -0700 IronPort-SDR: dqdmEndsmHXjNRHANhAXzK2Z0OQkAl13IJCxhoZYB/4HyCWPhbAsl8raFfJB8wh2A3ZXzOn65j hz20aOP6TW8A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.72,381,1580803200"; d="scan'208";a="243694824" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by fmsmga007.fm.intel.com with ESMTP; 13 Apr 2020 19:25:11 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org Cc: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, piotrs@cadence.com, robh+dt@kernel.org, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, "Ramuthevar,Vadivel MuruganX" Subject: [PATCH v1 0/2] mtd: rawnand: Add NAND controller support on Intel LGM SoC Date: Tue, 14 Apr 2020 10:24:31 +0800 Message-Id: <20200414022433.36622-1-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds the new IP of NAND Flash Controller support on Intel's Lightning Mountain(LGM) SoC. DMA is used for burst data transfer operation, also DMA HW supports aligned 32bit memory address and aligned data access by default. DMA burst of 8 supported,Data register used to support the read/write operation from/to device. The NAND controller Subsystem consisting of LGM + ECC-NAND controller supports: NAND Flash Features : -16/8-bit data bus Page + OOB Bytes - 512 + (2 - 13) bytes per page page - 2048 + (7 - 210) bytes per page - 4096 + (13 - 420) bytes per page - 8192 + (26 - 840) bytes per page - Support 32/64/128/256/512/1024/2048/4096/8192/16384/32768 Mbytes flash device - ECC calculation/generation and verification on-the-fly Ramuthevar Vadivel Murugan (2): dt-bindings: mtd: Add YAML for Nand Flash Controller support mtd: rawnand: Add NAND controller support on Intel LGM SoC .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 61 ++ drivers/mtd/nand/raw/Kconfig | 7 + drivers/mtd/nand/raw/Makefile | 1 + drivers/mtd/nand/raw/intel_lgm_nand.c | 678 +++++++++++++++++++++ 4 files changed, 747 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml create mode 100644 drivers/mtd/nand/raw/intel_lgm_nand.c -- 2.11.0