Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp241816ybz;
        Wed, 15 Apr 2020 07:57:26 -0700 (PDT)
X-Google-Smtp-Source: APiQypIDGdKLdMYCgycz0gfvsvp46AE/IZ/l7WFruRKWP/PoXw64zILMkhuetzqVAxWGfMSJNDtm
X-Received: by 2002:a17:906:7c2:: with SMTP id m2mr4893569ejc.339.1586962646625;
        Wed, 15 Apr 2020 07:57:26 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1586962646; cv=none;
        d=google.com; s=arc-20160816;
        b=nZID0l1sZ3bKz1+lP5lTzpcKq9Wdrba465oQjg0ez26LtXeRJgNdH9AuIDWmPoPPQs
         6ttoZHuDGDdf2Dpm4uWCmV+z4u7CGu+bUb//+a3T9gPLBrgdrtfhMkhJDSO5ciApF2nz
         7hS2+QeXbjazWxFKuN5o9sLoMDUjvXWeg/dn0Ae1+rnqgFfp6TdnG6act0amWO86cfhu
         TukL2loAJj7rHD6HU2DIZMuLJFzFYdi88cVErLKyXlZGs0VwFsIZxMp67RujWoZgbhYf
         KqIp5gI0gK/u8iHFMWYRgUChjM6RhbQqt4FO+bxZXC0QSDVtEnJTgTiGGxu7MWcmnd0G
         TMeA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        b=lvnGJfjTXveCh0PwsYeDXYdaf6/B+6CTOqvp3KqxxlYXCAUrIPFo+rad17Jwm9cjuy
         t2CiMw29GiQ2MNe4TGEbxhdpz+rWCqj8crJxsgNPNNBbqyVzvkMrGBwWFX+DAEBhwwua
         39DHfshxzmg5QxtNSquNRl8dGlfFRAYvJo59alwcL1HM5eOIz5YCHasgOZ0na5gAhOFz
         6b35kM6OekwQpQ5WA37jQ6orZy8rSEc/Odd8nrrUYAZdtD/GRFLyk+IA42br+N4d28oB
         L+W6kM477+vlkAOtQXb2KX6nQgkjw4BJ7hsP0jk5u7WtJcy2Tdj6YSzbyroqhl/p5zFl
         +m6g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=olS8yizg;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id dx16si10546204ejb.532.2020.04.15.07.57.01;
        Wed, 15 Apr 2020 07:57:26 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=olS8yizg;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729625AbgDOC6O (ORCPT <rfc822;uzarths@gmail.com> + 99 others);
        Tue, 14 Apr 2020 22:58:14 -0400
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3762 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728518AbgDOC5r (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 14 Apr 2020 22:57:47 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e9677f10000>; Tue, 14 Apr 2020 19:56:49 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 14 Apr 2020 19:57:47 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 14 Apr 2020 19:57:47 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 15 Apr
 2020 02:57:47 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 15 Apr 2020 02:57:47 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.171.241]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e96782a0003>; Tue, 14 Apr 2020 19:57:47 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [RFC PATCH v7 2/9] arm64: tegra: Add reset-cells to mc
Date:   Tue, 14 Apr 2020 19:57:36 -0700
Message-ID: <1586919463-30542-3-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1586919463-30542-1-git-send-email-skomatineni@nvidia.com>
References: <1586919463-30542-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1586919409; bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=olS8yizgERD8wHAiSWF1BE6Ffa/5RT3QVqpY0XJBu4v+ktc5ihhBeJgKbbqYxTUe6
         webSQhfmPqqdCcYporhDaV/G73I8YQkcYGmgzpha76wejy56CkYjg2ElyFp8N9kHUU
         IAdaoCO2QyUgZHRcBuBJXbi5G1/CLZFmtpLinA0mPPF+vfAuGHwp7hxPxNVWCaoMzo
         SVkt4jVV/ZoZ+teCVDtA7SEXs8IlGYFMSwZIrTP/kz24gx2mKi6hrrMU/KXrMFQMYN
         8JCsOxG4Xhqa67DdVORyVmemvvuqBflW8U8IucwMefRFWWR2fA9e27sfgnbT7naYtg
         q+DWu6DBWqogg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra210 device tree is missing reset-cells property for mc node.

This patch fixes it.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index d0eff92..5b1dfd8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -894,6 +894,7 @@
 		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
 
 		#iommu-cells = <1>;
+		#reset-cells = <1>;
 	};
 
 	sata@70020000 {
-- 
2.7.4