Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp532431ybz; Wed, 15 Apr 2020 13:27:45 -0700 (PDT) X-Google-Smtp-Source: APiQypJrSbwNUsFnryWhpmQhkUVpQOXE1pNn0r13gBzEyx9H6N8wfiZTbbC8sl4cJp0exAjdllkx X-Received: by 2002:a50:ce58:: with SMTP id k24mr26575078edj.218.1586982464791; Wed, 15 Apr 2020 13:27:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586982464; cv=none; d=google.com; s=arc-20160816; b=OHseFaYr6BbxVSo1vesHKuG2+aZcplEbLdnpVkPHOLMK3g0+4po8NqPbQoLwEDbUWL NcCXV0QtwWVcKbyY5LjohYqDu4eTeBPN5L4jTYqK2hYF/4BrmqcSPn3HKFI0Gqlxjqd1 8NpjOkDGD7vTqB0VWmSq5WvAXW0KbOImVl3k0HG72zMyGjmNHGoWeEXZp3NZHlW0kWpc y3IKzeO2Q3qcSpP0dvfZlxcAuEDe3KY9WfEbSyykxS5g6fRltXPRLa+XMLLoqs7F1dCq r59X5JqX3ngCdv5+vI7u7mVJq8DZCEwujrkkxYHK5vOMV1+hz6CGsfsvCUcZ+eECzARE 34vA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=9iikQa99u+RL7uYrIOlzZrTgHuSP9odl2e3Kyn1gSjw=; b=KpCM8kTtXzbbmPt6mh2xjknzNrbzxdX3aJkHZ2ZWdLDFeH8/OuAurxRv/mwoC1fHb9 X8JOPaLVeiVbBbmohcSAkHDteweXZzeaj5LWi3ZCOyiCpkOk6PkTg6hkw4THHcO3uYh4 Wt7H/K4saM3lBa01j0FxXJJAgeKaCV0+5/oMBfFsR9rBMIQQQL/GncYhGedoiFu+ulXQ luI288bRG/x7SHTZzTyfCxHXZMFrzq1+Xmq7vrYK8LyMzCB+rRwJ16jOZ2xZNs8digUP rG1ZyNiAS2RVlLV6PoNhwcu11yvpO5bjBshWPyJqvUTfRedkpZcFc1IVsWLbMJn9Fu+g WauA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j19si10630792ejx.382.2020.04.15.13.27.20; Wed, 15 Apr 2020 13:27:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2438205AbgDNKQd (ORCPT + 99 others); Tue, 14 Apr 2020 06:16:33 -0400 Received: from gloria.sntech.de ([185.11.138.130]:39236 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2438198AbgDNKQU (ORCPT ); Tue, 14 Apr 2020 06:16:20 -0400 Received: from [95.90.166.74] (helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.89) (envelope-from ) id 1jOIbu-0007oY-6y; Tue, 14 Apr 2020 12:16:06 +0200 From: Heiko =?ISO-8859-1?Q?St=FCbner?= To: Robin Murphy Cc: Johan Jonker , devicetree@vger.kernel.org, robh+dt@kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Subject: Re: [PATCH] arm64: dts: rockchip: remove bus-width from mmc nodes in rk3308.dtsi Date: Tue, 14 Apr 2020 12:16:05 +0200 Message-ID: <22353886.YAKSXtfJYZ@diego> In-Reply-To: <20c81edc-247c-8db0-2b3c-a6c2fcad6b4e@arm.com> References: <20200413193652.1952-1-jbx6244@gmail.com> <20c81edc-247c-8db0-2b3c-a6c2fcad6b4e@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Dienstag, 14. April 2020, 12:02:46 CEST schrieb Robin Murphy: > On 2020-04-13 8:36 pm, Johan Jonker wrote: > > The 'bus-width' property for mmc nodes is defined both in > > 'rk3308.dtsi' and 'rk3308-roc-cc.dts'. > > In line with the other Rockchip SoCs define that in a user dts only, > > so remove all entries from mmc nodes in 'rk3308.dtsi'. > > Judging by the pinctrl entries, these represent the number of pins > provided by the SoC itself. Obviously boards need to override that if > for some reason they don't wire up all the available data lines, but it > seems backwards to have every board restate the SoC's default value. Yep, especially as most boards follow the reference layout to some extent and so far I haven't seen any board not use the full 4 pins for sdmmc for example :-) > In fact, having brought it up, for this particular case the pinctrl > setting is inherently related to the bus width, so having one without > the other in either place doesn't smell right. So the bus width should be removed from the board file. > > Signed-off-by: Johan Jonker > > --- > > arch/arm64/boot/dts/rockchip/rk3308.dtsi | 3 --- > > 1 file changed, 3 deletions(-) > > > > diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi > > index a9b98555d..130771ede 100644 > > --- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi > > +++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi > > @@ -587,7 +587,6 @@ > > compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc"; > > reg = <0x0 0xff480000 0x0 0x4000>; > > interrupts = ; > > - bus-width = <4>; > > clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>, > > <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > @@ -602,7 +601,6 @@ > > compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc"; > > reg = <0x0 0xff490000 0x0 0x4000>; > > interrupts = ; > > - bus-width = <8>; > > clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>, > > <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > @@ -615,7 +613,6 @@ > > compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc"; > > reg = <0x0 0xff4a0000 0x0 0x4000>; > > interrupts = ; > > - bus-width = <4>; > > clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>, > > <&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > >