Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp712763ybz; Wed, 15 Apr 2020 17:17:46 -0700 (PDT) X-Google-Smtp-Source: APiQypLrllO04H5+VoeXSoKt+m22I4cevuL7ZmEuPtbj2n2PZjQIRWQHjthcpE6unclcSkGrx5TZ X-Received: by 2002:a17:906:6b1b:: with SMTP id q27mr7208600ejr.158.1586996266623; Wed, 15 Apr 2020 17:17:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1586996266; cv=none; d=google.com; s=arc-20160816; b=EVY2y5nEL/hZxYOtS3yu/I+pBw1eqJE/UqaxJDkWIgZQ0s+oUXRHYB+zI0F5gKC5wN IXrczDuQrSWgrTDPj4vxQqXYFIqkyhf2w6kN7D8wbQEo76qch2UXfzq1+DQp3ZtG0m9a 1y9blZnZKdyTlfs7m3x/yi7/qTWjSE18quJ9G3RJUISJwkdDrilhjBaVV5sWRBa3hz7a iDB/l+gp1QPCMb411XgdIKlYcC4CxlBHlVNaBS4BogVE9jmyNS5D9rE2XcUqAYItWBz6 wJJjTznjFmz/fCWR3nNJPwYP74JpaRehDUYrBWZOWrAc/TEDd413l14sQ1zQ0Sh4hvMP Qvrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=JPGo+SHBHwFQnsAddl6HBG65PZO2fNoszuQgEk24Ugc=; b=tamk5ncRXV2liZa8UU6YQISGaqRQmDfPqhp8LfFSWK7+kbjQTaEKg5hu7cFZyi9O+E Vx/nDHiDJ1fbYoAXKiulK1D3xxOQT2fb7GQBeuXL79Y+m42m9v2++nk1iJUoPYuF/06y GyoIZejxHHrClfCjlBXKUf1oDWNhn97bLGx44ABkeIFWpdBvf7e/ls/5Qe49qTlwd9pm zO7+B5DYBYTmfuIdTpuYpLczzmOf2ny6iwfLiP54LyM8gRwZnlXLGgacJ8eJDTJ1vtqS 9HRoCj1FnwrxLi276SrzBjQfU9i33QcCjWMUctu2TZN7NRa9Rfdf5J2w/Z8WkbQAnUTx oELw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=2Mfp0Dqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w13si10902659edi.434.2020.04.15.17.17.23; Wed, 15 Apr 2020 17:17:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=2Mfp0Dqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2406614AbgDOQE2 (ORCPT + 99 others); Wed, 15 Apr 2020 12:04:28 -0400 Received: from mail.kernel.org ([198.145.29.99]:56760 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2410156AbgDOQED (ORCPT ); Wed, 15 Apr 2020 12:04:03 -0400 Received: from pali.im (pali.im [31.31.79.79]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 69D052168B; Wed, 15 Apr 2020 16:04:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1586966643; bh=rKE2/SNooMgmHtR2VsNRzQH+yzWux+/fvjH+XskA6QQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=2Mfp0DqsTp7bB3i6hNSeX4j/pQrPGx7wb7QpBZpIuLStNEFqquwdbDr0pFE/ZFYmF JTQR+JC4ZD7f0k4POGwbDcfQcw/7T3r2FwOq42P9sa0ODFcE7jTrcM5TsuRGpZ3uf6 DoU69uPWYzbDft8cDwb8Pl7gHOhTOXM7l0KME+PM= Received: by pali.im (Postfix) id 8CD529CC; Wed, 15 Apr 2020 18:04:01 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Jason Cooper , Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Rob Herring , Thomas Petazzoni , Lorenzo Pieralisi , Andrew Murray , Bjorn Helgaas , Remi Pommarel , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Tomasz Maciej Nowak , Xogium Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH 7/8] dts: aardvark: Route pcie reset pin to gpio function and define reset-gpios for pcie Date: Wed, 15 Apr 2020 18:03:47 +0200 Message-Id: <20200415160348.1146-3-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200415160054.951-1-pali@kernel.org> References: <20200415160054.951-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Marvell version of u-boot for Espressobin set pcie reset pin to gpio and toggle it when initializing u-boot aardvark driver. To not depend on bootloader version and state of Espressobin HW, route pcie reset pin to gpio function and define reset-gpios also in kernel. So pcie aardvark driver can trigger needed reset. Turris MOX dts file has already defined reset-gpios and configured pcie reset pin to gpio function, so unify Espressobin and Turris MOX dts files. Signed-off-by: Pali Rohár --- arch/arm64/boot/dts/marvell/armada-3720-espressobin.dtsi | 1 + arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts | 4 ---- arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 2 +- 3 files changed, 2 insertions(+), 5 deletions(-) diff --git a/arch/arm64/boot/dts/marvell/armada-3720-espressobin.dtsi b/arch/arm64/boot/dts/marvell/armada-3720-espressobin.dtsi index 6705618162d5..8ad4dce280c3 100644 --- a/arch/arm64/boot/dts/marvell/armada-3720-espressobin.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-3720-espressobin.dtsi @@ -48,6 +48,7 @@ pinctrl-names = "default"; pinctrl-0 = <&pcie_reset_pins &pcie_clkreq_pins>; max-link-speed = <2>; + reset-gpios = <&gpiosb 3 GPIO_ACTIVE_LOW>; }; /* J6 */ diff --git a/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts b/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts index bb42d1e6a4e9..e496bd9d4737 100644 --- a/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts +++ b/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts @@ -128,10 +128,6 @@ }; }; -&pcie_reset_pins { - function = "gpio"; -}; - &pcie0 { pinctrl-names = "default"; pinctrl-0 = <&pcie_reset_pins &pcie_clkreq_pins>; diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi index 000c135e39b7..7909c146eabf 100644 --- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi @@ -317,7 +317,7 @@ pcie_reset_pins: pcie-reset-pins { groups = "pcie1"; - function = "pcie"; + function = "gpio"; }; pcie_clkreq_pins: pcie-clkreq-pins { -- 2.20.1