Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp883091ybz; Wed, 15 Apr 2020 21:35:59 -0700 (PDT) X-Google-Smtp-Source: APiQypIa/yAOtOLcvhvnlnLhJpUriCpcjrYRzajG8sN5v+NAansgPKlZeOoUnz9d+DpKbhjEwgv0 X-Received: by 2002:a17:906:c281:: with SMTP id r1mr8132057ejz.310.1587011759291; Wed, 15 Apr 2020 21:35:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587011759; cv=none; d=google.com; s=arc-20160816; b=EF8X03CXSQ8WMShQtECiR21epPsuhxllU33R+0NEMSPHbYDbHNmhV/fJwo4tNwEbU8 INxlmscuZFH5KJHl7qiIJ5bsbwMZI6UjLTA/HsW06qCvMXz1KVQL/9mAKiIzvPdEI49b QXgSO2sWGJlh0pm7ja+4TAThlh7IG0HLuuS3JY5MJbaFNSk/ciuTKp6hgfLEyEigQsF3 mbFi50eaO1Ksooo4UViNhhKgsBYvSEx/gR0Jy7H7P6ja4baCoTyvq0m5Pme8jTcxb3O/ xRYyvlVAoDZhL2/riwYT7yObIDvOAyl5Qr3k9ybBBpdS8IeFXpqB2W9jo+22Odn9hHY2 1z+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=CRqvX//MkKrH7ee9HXWbrZupZPSDaD6GhQkSfrgirt0=; b=PYgJPr3F++QJM/qw1I83UBI0Yoh4VI483ZxuOGK4kzf8CKEZHfgk+2aam8TdZLMfDe uaxZzLgH292ENgmi9rTpEG4+clj2sXN+BwsLCGTUa2z3c2iVXWHUMH5SP7kFngI+jyjV XcpqE5DK+fkQkxJPp3lP+oX9QdtXh+OFYjl+Gy64yBnS0MioxTLbUZcaaEFU1RWgVlde Er0d1rRnFVhzfr7TL9EX82xilxhBXlsFTnZt25xtTJRwOCYSLreSlxpshQWSHWEE8wjh WbLyrdMSZeChBg4LiWgKidLcATZADgXxuy7a+RT+fjIq7pKJbYYTZtHlY14Z+D5SvkWK QdRg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y16si11376687eje.311.2020.04.15.21.35.35; Wed, 15 Apr 2020 21:35:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404322AbgDPEee (ORCPT + 99 others); Thu, 16 Apr 2020 00:34:34 -0400 Received: from inva021.nxp.com ([92.121.34.21]:55002 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2391159AbgDPEeb (ORCPT ); Thu, 16 Apr 2020 00:34:31 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 55694200B60; Thu, 16 Apr 2020 06:34:29 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id D545E200B40; Thu, 16 Apr 2020 06:34:22 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 3BE14402FB; Thu, 16 Apr 2020 12:34:15 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH 4/5] dt-bindings: clock: Convert i.MX6SLL clock to json-schema Date: Thu, 16 Apr 2020 12:26:10 +0800 Message-Id: <1587011171-24532-4-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1587011171-24532-1-git-send-email-Anson.Huang@nxp.com> References: <1587011171-24532-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX6SLL clock binding to DT schema format using json-schema. Signed-off-by: Anson Huang --- .../devicetree/bindings/clock/imx6sll-clock.txt | 36 ------------- .../devicetree/bindings/clock/imx6sll-clock.yaml | 63 ++++++++++++++++++++++ 2 files changed, 63 insertions(+), 36 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx6sll-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx6sll-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx6sll-clock.txt b/Documentation/devicetree/bindings/clock/imx6sll-clock.txt deleted file mode 100644 index fee849d..0000000 --- a/Documentation/devicetree/bindings/clock/imx6sll-clock.txt +++ /dev/null @@ -1,36 +0,0 @@ -* Clock bindings for Freescale i.MX6 SLL - -Required properties: -- compatible: Should be "fsl,imx6sll-ccm" -- reg: Address and length of the register set -- #clock-cells: Should be <1> -- clocks: list of clock specifiers, must contain an entry for each required - entry in clock-names -- clock-names: should include entries "ckil", "osc", "ipp_di0" and "ipp_di1" - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx6sll-clock.h -for the full list of i.MX6 SLL clock IDs. - -Examples: - -#include - -clks: clock-controller@20c4000 { - compatible = "fsl,imx6sll-ccm"; - reg = <0x020c4000 0x4000>; - interrupts = , - ; - #clock-cells = <1>; - clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; - clock-names = "ckil", "osc", "ipp_di0", "ipp_di1"; -}; - -uart1: serial@2020000 { - compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart", "fsl,imx21-uart"; - reg = <0x02020000 0x4000>; - interrupts = ; - clocks = <&clks IMX6SLL_CLK_UART1_IPG>, - <&clks IMX6SLL_CLK_UART1_SERIAL>; - clock-names = "ipg", "per"; -}; diff --git a/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml b/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml new file mode 100644 index 0000000..7a7a5a7 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx6sll-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for Freescale i.MX6 SLL + +maintainers: + - Anson Huang + +properties: + compatible: + const: fsl,imx6sll-ccm + + reg: + maxItems: 1 + + interrupts: + minItems: 1 + maxItems: 2 + + '#clock-cells': + const: 1 + + clocks: + items: + - description: 32k osc + - description: 24m osc + - description: ipp_di0 clock input + - description: ipp_di1 clock input + + clock-names: + items: + - const: ckil + - const: osc + - const: ipp_di0 + - const: ipp_di1 + +required: + - compatible + - reg + - interrupts + - '#clock-cells' + - clocks + - clock-names + +examples: + # Clock Control Module node: + - | + #include + + clks: clock-controller@20c4000 { + compatible = "fsl,imx6sll-ccm"; + reg = <0x020c4000 0x4000>; + interrupts = , + ; + #clock-cells = <1>; + clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; + clock-names = "ckil", "osc", "ipp_di0", "ipp_di1"; + }; + +... -- 2.7.4