Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp974004ybz; Wed, 15 Apr 2020 23:52:26 -0700 (PDT) X-Google-Smtp-Source: APiQypI1r94CfUz5vucaSnvc0JdoQuQahv/L/hbMtBSp5pT6NPcp880LgFbHukiUuDnYrmndmtF/ X-Received: by 2002:a50:c25a:: with SMTP id t26mr28092368edf.20.1587019946497; Wed, 15 Apr 2020 23:52:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587019946; cv=none; d=google.com; s=arc-20160816; b=rFKZ0nbQyseleeZVQK6F+I29en/SXQjvuMu+Nb8NEncnfY0jBNdscN7yoX45LH8ovG gu4Irz0XCnqcQTIfYuiJKM0A91czaJusfUoifZuq/cgp73uYXIw2w5S1hPnaXZitk/9w OY1vE1NUoqWDoQVB1vKy8a7zC3MP0aSzQXDomgqTneHUfe/xmFuOfqj4GFLd9ZC2kBz/ SB4XUgncY0eQrhyChc9udkENvSgQSM6hXUlJd1glALRBqBw08DkPqvCrpCXb1F6Hb7I7 1dVtV4bwv5ytDnDAyOujkJ1KCCv1FXjvSYFwb4B976+VDOTIxN6D2wjKSwhfs5lFppWU /uhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=wGaKmWbpfpkfrXOfkEpk9hgFaIWIXekKLFfpIJ2l4Ss=; b=rAT7bUJ2/bKDrIUTxsRKLGYajASQcA6n49qdb1HzlaxSR5SISi5GBvuK/K/hhMFKfu BTKF7pnsoQSFtq4LEbzBvPDCF4O0Sfm++s3ejFxYdqtHeUUtI+KezIfbzk7YVprW04NO mBCDIybVmQRvyYmtmnbu/gsKo06c2iFP/HdAXWEQNb3N6XvLPXcR9rx1cst5iv6YwYVg d6SJI68NzLtf0m3Tc4BBEG5YMHMwNwo7TKLu7vYIOey02Su6I7CDiMc5fRmN1++h4oU4 T5mQKbS333sowar4TdGcQaxVNQRUij510NgcY5ohiQTfizo1Q/2z/RpdCTU+L3ejmiBF ZcUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lu44si2035130ejb.394.2020.04.15.23.52.03; Wed, 15 Apr 2020 23:52:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2436604AbgDPGs3 (ORCPT + 99 others); Thu, 16 Apr 2020 02:48:29 -0400 Received: from inva020.nxp.com ([92.121.34.13]:54600 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2408331AbgDPGrj (ORCPT ); Thu, 16 Apr 2020 02:47:39 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 9A0461A0C16; Thu, 16 Apr 2020 08:47:34 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 7849E1A0C10; Thu, 16 Apr 2020 08:47:29 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 8EFBC40307; Thu, 16 Apr 2020 14:47:22 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2 4/5] dt-bindings: clock: Convert i.MX6SLL clock to json-schema Date: Thu, 16 Apr 2020 14:39:17 +0800 Message-Id: <1587019158-12143-4-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1587019158-12143-1-git-send-email-Anson.Huang@nxp.com> References: <1587019158-12143-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX6SLL clock binding to DT schema format using json-schema. Signed-off-by: Anson Huang --- Changes since V1: - remove minItem of interrupts; - remove '...' at the end of file --- .../devicetree/bindings/clock/imx6sll-clock.txt | 36 ------------- .../devicetree/bindings/clock/imx6sll-clock.yaml | 60 ++++++++++++++++++++++ 2 files changed, 60 insertions(+), 36 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx6sll-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx6sll-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx6sll-clock.txt b/Documentation/devicetree/bindings/clock/imx6sll-clock.txt deleted file mode 100644 index fee849d..0000000 --- a/Documentation/devicetree/bindings/clock/imx6sll-clock.txt +++ /dev/null @@ -1,36 +0,0 @@ -* Clock bindings for Freescale i.MX6 SLL - -Required properties: -- compatible: Should be "fsl,imx6sll-ccm" -- reg: Address and length of the register set -- #clock-cells: Should be <1> -- clocks: list of clock specifiers, must contain an entry for each required - entry in clock-names -- clock-names: should include entries "ckil", "osc", "ipp_di0" and "ipp_di1" - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx6sll-clock.h -for the full list of i.MX6 SLL clock IDs. - -Examples: - -#include - -clks: clock-controller@20c4000 { - compatible = "fsl,imx6sll-ccm"; - reg = <0x020c4000 0x4000>; - interrupts = , - ; - #clock-cells = <1>; - clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; - clock-names = "ckil", "osc", "ipp_di0", "ipp_di1"; -}; - -uart1: serial@2020000 { - compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart", "fsl,imx21-uart"; - reg = <0x02020000 0x4000>; - interrupts = ; - clocks = <&clks IMX6SLL_CLK_UART1_IPG>, - <&clks IMX6SLL_CLK_UART1_SERIAL>; - clock-names = "ipg", "per"; -}; diff --git a/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml b/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml new file mode 100644 index 0000000..569b3c2 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6sll-clock.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx6sll-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for Freescale i.MX6 SLL + +maintainers: + - Anson Huang + +properties: + compatible: + const: fsl,imx6sll-ccm + + reg: + maxItems: 1 + + interrupts: + maxItems: 2 + + '#clock-cells': + const: 1 + + clocks: + items: + - description: 32k osc + - description: 24m osc + - description: ipp_di0 clock input + - description: ipp_di1 clock input + + clock-names: + items: + - const: ckil + - const: osc + - const: ipp_di0 + - const: ipp_di1 + +required: + - compatible + - reg + - interrupts + - '#clock-cells' + - clocks + - clock-names + +examples: + # Clock Control Module node: + - | + #include + + clks: clock-controller@20c4000 { + compatible = "fsl,imx6sll-ccm"; + reg = <0x020c4000 0x4000>; + interrupts = , + ; + #clock-cells = <1>; + clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>; + clock-names = "ckil", "osc", "ipp_di0", "ipp_di1"; + }; -- 2.7.4