Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1675072ybz; Thu, 16 Apr 2020 13:27:05 -0700 (PDT) X-Google-Smtp-Source: APiQypISDkrACmVRXijoTkYuLXyhl/9wHfMVwhiTp4wqowCIZYRLpvXd98eDGXw21ti+RZgrQnbr X-Received: by 2002:a17:906:4bc3:: with SMTP id x3mr11497459ejv.38.1587068825512; Thu, 16 Apr 2020 13:27:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587068825; cv=none; d=google.com; s=arc-20160816; b=ZT/Kq1HH1KrLevl3AOFSYmW9haWLDADvPA037Tq+F3YDNJFbtffx8yEzne9TuBs1MX c/G1rsDIBVqzBcKVYs0wqZxQ5qXbTQ2xeC2d6td4oGUtrc3u9memfSf9Q16WgxlvFU8S THda44exxQ85lie6eOvSGRSELyHYTgebaqUURW/KRozSXqNlv053Ukm3yqA4ll82wCb4 bnpXf9hhTVId8fK7uOCaUIIrmNNrlknvkiMP8R9FsSD2CjcCbtNyCT7YR5mwBxMIp9VL 453koeQntKnq3FDhetsuJGhH6Wr49KuIeD63ehAqoMQuV6CcSuQ6j0bPg/99yNgpAZxz eOQw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:organization:references:in-reply-to:date:cc:to:from :subject:message-id; bh=5PnCGcaAEt8qOrE/EKDSDQo/NYTgnCspXX0GHAuMN2g=; b=Fbn1unyoykpWKTFLjW0+WReBQjCY5d0b+k0la7HLpjXMjl8FsSv95I621fTfyvaasa VgmIwSnCHkl2jgM7YGqoI5o5i13whnUE+KK2bC+qX6g3d/Q9lfsuhXt3c2v7kSP95ig1 rrnSF449Bk9WLpCfHKSYszrE8bk2Y1qfrLFkMiBvpQHaN0qwuRwPeL7uDHIjX+LEc9Qt 8jP19WG1Nf8jIDcNSsvVUvFP5S6V81EupDfKvkTWXSOnPuDyEC5sFoYh9iHlWnv/zCzP busla5RgFicsvUem2MKlUcXBONtYgoqDbAzREMGbiV8WL764XQ4Jbsrc1MqDOuGyg7xy 0cIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w25si12877761edt.358.2020.04.16.13.26.42; Thu, 16 Apr 2020 13:27:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2394316AbgDPOcc (ORCPT + 99 others); Thu, 16 Apr 2020 10:32:32 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:40528 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2393673AbgDPOLb (ORCPT ); Thu, 16 Apr 2020 10:11:31 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: ezequiel) with ESMTPSA id 117862A20C3 Message-ID: <765aa9ab4f354df47f587711603fba6ffd358147.camel@collabora.com> Subject: Re: [PATCH 2/4] arm64: dts: rockchip: Add RGA support to the PX30 From: Ezequiel Garcia To: Paul Kocialkowski , Johan Jonker Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Jacob Chen , Mauro Carvalho Chehab , Rob Herring , Mark Rutland , Heiko Stuebner , Hans Verkuil , Thomas Petazzoni Date: Thu, 16 Apr 2020 11:11:12 -0300 In-Reply-To: <20200416135519.GJ125838@aptenodytes> References: <20200416115047.233720-1-paul.kocialkowski@bootlin.com> <20200416115047.233720-3-paul.kocialkowski@bootlin.com> <478f0a8b-f819-62f4-83b8-27918c4c2431@gmail.com> <20200416132442.GI125838@aptenodytes> <20200416135519.GJ125838@aptenodytes> Organization: Collabora Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.36.0-1 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 2020-04-16 at 15:55 +0200, Paul Kocialkowski wrote: > Hi, > > On Thu 16 Apr 20, 15:44, Johan Jonker wrote: > > On 4/16/20 3:24 PM, Paul Kocialkowski wrote: > > > Hi, > > > > > > On Thu 16 Apr 20, 15:02, Johan Jonker wrote: > > > > Hi Paul, > > > > > > > > The conversion of rockchip-rga.txt to rockchip-rga.yaml by myself just > > > > has been approved by robh. > > > > > > Huh, I looked around for ongoing related work but missed it. > > > I'll definitely rebase on top of your series and use the yaml description > > > instead. Thanks! > > > > > > > Maybe place dts patches at the end of a patch serie. > > > > Could you include a &rga patch if your device is supported in mainline, > > > > so we can test with: > > > > make ARCH=arm64 dtbs_check > > > > DT_SCHEMA_FILES=Documentation/devicetree/bindings/media/rockchip-rga.yaml > > > > > > I tested with the PX30 EVB so I can surely add a node there if that turns > > > out necessary (see below). > > > > > > > Johan > > > > > > > > On 4/16/20 1:50 PM, Paul Kocialkowski wrote: > > > > > The PX30 features a RGA block: add the necessary node to support it. > > > > > > > > > > Signed-off-by: Paul Kocialkowski > > > > > --- > > > > > arch/arm64/boot/dts/rockchip/px30.dtsi | 11 +++++++++++ > > > > > 1 file changed, 11 insertions(+) > > > > > > > > > > diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi > > > > > index 75908c587511..4bfbee9d4123 100644 > > > > > --- a/arch/arm64/boot/dts/rockchip/px30.dtsi > > > > > +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi > > > > > @@ -1104,6 +1104,17 @@ vopl_mmu: iommu@ff470f00 { > > > > > status = "disabled"; > > > > > }; > > > > > > > > > > + rga: rga@ff480000 { > > > > > + compatible = "rockchip,px30-rga"; > > > > > + reg = <0x0 0xff480000 0x0 0x10000>; > > > > > + interrupts = ; > > > > > + clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>; > > > > > + clock-names = "aclk", "hclk", "sclk"; > > > > > + resets = <&cru SRST_RGA>, <&cru SRST_RGA_A>, <&cru SRST_RGA_H>; > > > > > + reset-names = "core", "axi", "ahb"; > > > > > + power-domains = <&power PX30_PD_VO>; > > > > > > > > status = "disabled"; > > > > > > As of 5.6, the rk3399 has the node enabled by default. Did that change? > > > > 'status' disappeared during review for rk3399 between v2 and v3, but > > doesn't mention the reason. If someone can give more info here? > > > > https://lore.kernel.org/lkml/1500101920-24039-5-git-send-email-jacob-chen@iotwrt.com/ > > > > https://lore.kernel.org/lkml/1501470460-12014-5-git-send-email-jacob-chen@iotwrt.com/ > > > > > Since it's a standalone block that has no I/O dependency, I don't really see > > > the point of disabling it by default. > > > > Vop, hdmi and other video devices are also disabled. > > Follow the rest I think... > > Well, these blocks do have related I/O ports so it makes sense not to enable > them by default because of pinmux, or because there might be no connector > populated/routed. > > For a memory to memory internal block, I don't see any reason why. > It's definitely not board-specific and having to add these nodes for every board > that has them is kind of a pain and might be overlooked. This will easily result > in the feature not being available for end users without having to change the > dt. > > Also, the vpu node is always enabled on rockchip (and sunxi) platforms. > I think these are better examples to follow. > It's exactly as Paul just said :-) Not board specific, no reason to disable, and also no way to know under what condition you'd enable. Thanks, Ezequiel