Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1681427ybz; Thu, 16 Apr 2020 13:34:54 -0700 (PDT) X-Google-Smtp-Source: APiQypIciisH3wX9uzB9xt42wF5n7DuYmPBb0vFEfyNZSppbrk1ycplqRacFO/5iAwJ/1NMX1WGv X-Received: by 2002:a17:906:c281:: with SMTP id r1mr11583573ejz.310.1587069294591; Thu, 16 Apr 2020 13:34:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587069294; cv=none; d=google.com; s=arc-20160816; b=OSpQA9quFHbMUROyrh1VYtBvVqntCbc1S8j9Brvx2sA/wvCZsUfVWOcyG2jnXvmwXr 5mlBnL0CaacRWwiUx2fhPMQXXO9uExF73ywgcVG0eyJQwAVU1Xr0cTTUUbtF3nMeyDcc Hh06wrZurC75RGQWWL8Y+I48PZkLMhWQFCLREnVjUPbZ1aXzzzpTA7ZQ8yWI9BtKp3Ka X8DB2GFSwoOIWsqxkhoKtoSIbntUgBu1TTtnpLO+khfR7ZxGf5JqRwu39A6pXx2fmNqn LMnjg1ZFeIp7Tw27AB7lZsbGlkhzJO6B0xHhR7/cSB22WMAoVglbGXnMAHjhL6JzySm2 2bCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=jkjDFYrkexcUCeRLw8M84Wx37QwcL4XKHnk6jQ5dMDjt9Vq5Y+SqZ04Ka6jZeYAJ7K 9nKruEdPea8v3UvqQHCR2Ha7aYNvpPSP2xTC+zQm66QDHNyCUFTiUIYokbVUVl0qAMCd uBZfmbNRt6Xk/qmRVUqT9yhtD//VM0neoiVJA8o2F+dNIgc0HJcxxfe2LkI+OhB3r2NL H+k31PTsaV0i4Szqh6YNeKPtTuFx6BFvJlQHlY4WuTHvviQ42z0LqESVyTz2pK7IYG9c Shnx863eM2bQU2p2WUqK/hIfUAtWx6HlOqUAsfTuzS2khE8Yu6aU3kwIoU2FfdRXBXAN Dmdw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=JzDdlkCU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k3si13544429eds.261.2020.04.16.13.34.31; Thu, 16 Apr 2020 13:34:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=JzDdlkCU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2395169AbgDPPZ6 (ORCPT + 99 others); Thu, 16 Apr 2020 11:25:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45696 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2441774AbgDPPZL (ORCPT ); Thu, 16 Apr 2020 11:25:11 -0400 Received: from mail-wr1-x441.google.com (mail-wr1-x441.google.com [IPv6:2a00:1450:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 809F8C061A0C for ; Thu, 16 Apr 2020 08:25:10 -0700 (PDT) Received: by mail-wr1-x441.google.com with SMTP id b11so5317580wrs.6 for ; Thu, 16 Apr 2020 08:25:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=JzDdlkCUORk0NTBv/Ifo99sTDlc02xLmzvAPAvLG0Y9cDe+z3AACvUXdYN12WYXH7N hiOKj+DketE2u/1eYscKKwgSbzVKk8EsSCMVY/p9MkIx78kMYeUobsVee1XGW+HR2YNH cOoUJdlyC4SurTfBiegCTB7F9vfoJWlStxhfSI3VFoRJLQIcORy8GhylK6F0ysBcbVNu zi/N83Xrkju/SGKclJO2/rK39z1Dw1dTBncn1SbFA9630l8OWIKZhiBmdedopclv1c0j m46jVJ89+UXLMugbDFl3rmuHntzPAvhQ7h4dLyP0nlxKKj1CBg9rhXn2VhldY+z/PNxU pzGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=DaERN5DM6zSO4RjtlfN5/V70F7FC30oz6ihEYrGz9I0jbshlUuFs9xUWxpk5gfoMch 0kwBuK0keu+XEKAbrEFXQLa3/sX3qUVyCWMeyxFcQeB+VFpIoJsjgpD1IH0Np0bx7uma hKB9f4tGB6IOXzqU520679UWW79Oovm+ycua44tmqYIYe2HMnmDBeVo5a2P64oeLBQFT yhqbLc6UhTkgmmIUBsnlXcha0IbxW2yWvln1Djv8hs6yxu0LszMmMI5pqma528nRB44G 0wxVzNc2/C8kxMhdGZ2MXyTbVzVCbSnDhqggQjnesABQp4vUSCbU1YCoqAn0kJyv3IxQ MoYA== X-Gm-Message-State: AGi0PuaM5PiKi9hOk3lRmrMcD046OltVJrSDCYjpLL48vgIrfVEv5PQl ZqNhxPNv5vRB5Dv67sA4eB5+Dw== X-Received: by 2002:adf:f8c7:: with SMTP id f7mr12113934wrq.125.1587050708927; Thu, 16 Apr 2020 08:25:08 -0700 (PDT) Received: from localhost.localdomain ([2a01:e35:2ec0:82b0:39cc:a07:8b48:cc56]) by smtp.gmail.com with ESMTPSA id i17sm18019489wru.39.2020.04.16.08.25.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2020 08:25:07 -0700 (PDT) From: Neil Armstrong To: daniel@ffwll.ch, dri-devel@lists.freedesktop.org Cc: Neil Armstrong , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Kevin Hilman Subject: [PATCH v5 2/8] drm/meson: add Amlogic Video FBC registers Date: Thu, 16 Apr 2020 17:24:54 +0200 Message-Id: <20200416152500.29429-3-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20200416152500.29429-1-narmstrong@baylibre.com> References: <20200416152500.29429-1-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the registers of the VPU VD1 Amlogic FBC decoder module, and routing register. Tested-by: Kevin Hilman Signed-off-by: Neil Armstrong --- drivers/gpu/drm/meson/meson_registers.h | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/drivers/gpu/drm/meson/meson_registers.h b/drivers/gpu/drm/meson/meson_registers.h index 8ea00546cd4e..08631fdfe4b9 100644 --- a/drivers/gpu/drm/meson/meson_registers.h +++ b/drivers/gpu/drm/meson/meson_registers.h @@ -144,10 +144,15 @@ #define VIU_SW_RESET_OSD1 BIT(0) #define VIU_MISC_CTRL0 0x1a06 #define VIU_CTRL0_VD1_AFBC_MASK 0x170000 +#define VIU_CTRL0_AFBC_TO_VD1 BIT(20) #define VIU_MISC_CTRL1 0x1a07 #define MALI_AFBC_MISC GENMASK(15, 8) #define D2D3_INTF_LENGTH 0x1a08 #define D2D3_INTF_CTRL0 0x1a09 +#define VD1_AFBCD0_MISC_CTRL 0x1a0a +#define VD1_AXI_SEL_AFBC (1 << 12) +#define AFBC_VD1_SEL (1 << 10) +#define VD2_AFBCD1_MISC_CTRL 0x1a0b #define VIU_OSD1_CTRL_STAT 0x1a10 #define VIU_OSD1_OSD_BLK_ENABLE BIT(0) #define VIU_OSD1_OSD_MEM_MODE_LINEAR BIT(2) @@ -365,6 +370,23 @@ #define VIU_OSD1_OETF_LUT_ADDR_PORT 0x1add #define VIU_OSD1_OETF_LUT_DATA_PORT 0x1ade #define AFBC_ENABLE 0x1ae0 +#define AFBC_MODE 0x1ae1 +#define AFBC_SIZE_IN 0x1ae2 +#define AFBC_DEC_DEF_COLOR 0x1ae3 +#define AFBC_CONV_CTRL 0x1ae4 +#define AFBC_LBUF_DEPTH 0x1ae5 +#define AFBC_HEAD_BADDR 0x1ae6 +#define AFBC_BODY_BADDR 0x1ae7 +#define AFBC_SIZE_OUT 0x1ae8 +#define AFBC_OUT_YSCOPE 0x1ae9 +#define AFBC_STAT 0x1aea +#define AFBC_VD_CFMT_CTRL 0x1aeb +#define AFBC_VD_CFMT_W 0x1aec +#define AFBC_MIF_HOR_SCOPE 0x1aed +#define AFBC_MIF_VER_SCOPE 0x1aee +#define AFBC_PIXEL_HOR_SCOPE 0x1aef +#define AFBC_PIXEL_VER_SCOPE 0x1af0 +#define AFBC_VD_CFMT_H 0x1af1 /* vpp */ #define VPP_DUMMY_DATA 0x1d00 -- 2.22.0