Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1891531ybz; Thu, 16 Apr 2020 17:51:55 -0700 (PDT) X-Google-Smtp-Source: APiQypL2bzce35t7cTzSyf/VwL2obpHYEz1dOYIEuTzP2+vtWdKjxKg0dPBe+NVbsk9b/A/pj+91 X-Received: by 2002:a50:ee0c:: with SMTP id g12mr814695eds.214.1587084715096; Thu, 16 Apr 2020 17:51:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587084715; cv=none; d=google.com; s=arc-20160816; b=M32jHXhQOFXYmdOhFw6v69jJ/eqeYvgB9txF7Rp03Hdt0+aBRqd7BOTS5DsXp1YnFL ZR0IOAc8BKSc8ViW91AmyjU/0PmWpN7H8Ljk6c1+OOme50eydK05ySa9WyTQRgZ3MoL2 c8r+JYE5a1o+TyVfnEdLN0JFKufeEgkxbG7EOUojX7WJtNCvgr2Zm1THgchIzKglvX88 ZVt28wVDUi+eDWVQp+dsIQXjJkFnYjDr5Ez4iQGecGDyI3T6KHk1mmsmhEt668Ru61LH NEdVCGUoLPs8IUlVChJheg17dHm78Tf3K/dKgGMdju628E4gLc7ocAEK3vbWhtWyV0BL fFnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=sdm2NEt5amfq981hGwoqXcg0TZYv3CKtnrFyxNHE4Ic=; b=La3nDLfHWOuNc2lsQoeiCJezIMRRWpf51mUuJp0RNL7V67TsCM6NlFNTSnn8T7PCpz aCFBQMTmz6ka/GL3cxC7UJnMV+hKq01584xIu+CYMOkcrfAajlZw0TsehdUaR9V7pV+N +1Ml5R3/V1WU5xv0akUHo0N2FzwQiddT+y8qfBxggxNWwOY4qL2NENfZV21LeIOwvw8Y M1jEwOMzVIsFc4pKJHMkfd8hUICXPECJS08BYkEZbO9kyIyf/PMzdfYK16qKUcJfctMh f7OK+RZGWatmID/rao6AB1gSJjHdE+dZr2v5K8fDUZPmyMtqlBRmOc4mZXqYZXp24xX/ jA5Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g11si9383988eje.262.2020.04.16.17.51.32; Thu, 16 Apr 2020 17:51:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728521AbgDQAtw (ORCPT + 99 others); Thu, 16 Apr 2020 20:49:52 -0400 Received: from inva021.nxp.com ([92.121.34.21]:54516 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728130AbgDQAtu (ORCPT ); Thu, 16 Apr 2020 20:49:50 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 89C782002C9; Fri, 17 Apr 2020 02:49:47 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 68B69200F06; Fri, 17 Apr 2020 02:49:42 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 8B426402C1; Fri, 17 Apr 2020 08:49:36 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V3 2/5] dt-bindings: clock: Convert i.MX6SX clock to json-schema Date: Fri, 17 Apr 2020 08:41:28 +0800 Message-Id: <1587084091-5941-2-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1587084091-5941-1-git-send-email-Anson.Huang@nxp.com> References: <1587084091-5941-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX6SX clock binding to DT schema format using json-schema. Signed-off-by: Anson Huang --- Changes since V2: - Force 'interrupts' minItem/maxItem to 2. --- .../devicetree/bindings/clock/imx6sx-clock.txt | 13 ----- .../devicetree/bindings/clock/imx6sx-clock.yaml | 65 ++++++++++++++++++++++ 2 files changed, 65 insertions(+), 13 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx6sx-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx6sx-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx6sx-clock.txt b/Documentation/devicetree/bindings/clock/imx6sx-clock.txt deleted file mode 100644 index 22362b9..0000000 --- a/Documentation/devicetree/bindings/clock/imx6sx-clock.txt +++ /dev/null @@ -1,13 +0,0 @@ -* Clock bindings for Freescale i.MX6 SoloX - -Required properties: -- compatible: Should be "fsl,imx6sx-ccm" -- reg: Address and length of the register set -- #clock-cells: Should be <1> -- clocks: list of clock specifiers, must contain an entry for each required - entry in clock-names -- clock-names: should include entries "ckil", "osc", "ipp_di0" and "ipp_di1" - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx6sx-clock.h -for the full list of i.MX6 SoloX clock IDs. diff --git a/Documentation/devicetree/bindings/clock/imx6sx-clock.yaml b/Documentation/devicetree/bindings/clock/imx6sx-clock.yaml new file mode 100644 index 0000000..d3d875f --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6sx-clock.yaml @@ -0,0 +1,65 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx6sx-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for Freescale i.MX6 SoloX + +maintainers: + - Anson Huang + +properties: + compatible: + const: fsl,imx6sx-ccm + + reg: + maxItems: 1 + + interrupts: + minItems: 2 + maxItems: 2 + + '#clock-cells': + const: 1 + + clocks: + items: + - description: 32k osc + - description: 24m osc + - description: ipp_di0 clock input + - description: ipp_di1 clock input + - description: anaclk1 clock input + - description: anaclk2 clock input + + clock-names: + items: + - const: ckil + - const: osc + - const: ipp_di0 + - const: ipp_di1 + - const: anaclk1 + - const: anaclk2 + +required: + - compatible + - reg + - interrupts + - '#clock-cells' + - clocks + - clock-names + +examples: + # Clock Control Module node: + - | + #include + + clks: clock-controller@20c4000 { + compatible = "fsl,imx6sx-ccm"; + reg = <0x020c4000 0x4000>; + interrupts = , + ; + #clock-cells = <1>; + clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>, <&anaclk1>, <&anaclk2>; + clock-names = "ckil", "osc", "ipp_di0", "ipp_di1", "anaclk1", "anaclk2"; + }; -- 2.7.4