Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp606462ybz; Fri, 17 Apr 2020 06:59:50 -0700 (PDT) X-Google-Smtp-Source: APiQypJAM+NxNYrHjAKKrddpeYQsq5kW8OIjfhJ5/YnurCWuVmJk4wUHYpGJ7R6ADdFNfJKSnsvG X-Received: by 2002:a17:906:6d83:: with SMTP id h3mr3202554ejt.85.1587131990513; Fri, 17 Apr 2020 06:59:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587131990; cv=none; d=google.com; s=arc-20160816; b=Jmm8eozvTIdM/EEemf+5H0sGEtNXZubo907xCnvbEGhQmm2Zr5Ir7cGDwwHdgUqgxr v8ui1ezfnH18R/CrNKy5rPlU+EuJXhKArdghLXCJ2h1/B7zm3IEBIcBRXJTF2H3LHio2 gZnI3GNtDg9du0mRJTlhLZI9V0wnGA3eCYYkG1X+eF7JOLGXUhHs+0hZpbbBYM5RSS5q YAbq2lsy8GxQOJqfUCPrzCp8FTNq2zr4OwdlVeuSU2uOcwiBk/J9wkwH+aj/cUMzTeD2 lD0qVRUqc9CHqaTQZNSG+05+bKx4XnXnqQaNpUKXI3qfpV+RIP4F4e86fR7UzXBNoyxa 8RoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=3NhOD7WWCRFx2NWhkccCqUNA946AiGi6gVRl1iOG8JY=; b=srt490F4qMqY/5sWoBC741mVFl86llfAB11WzU7R/RJXzSSoWtKGZ7CiEBGCJ/PAJj eFLrA3hWD9e1TSsZIgs54nqSmrhC4k9BKKId5ZPhoD3i6mXrW/Fzht3Aqg5sBkcsvbF1 W54IcbkRBuxhnJ90FXWOv/F2EYufCqHsXSK26WYAS19G0arEgMUM1NlDVsu1uZauwG2m 7aFYGlbRGMsQmRgrySBvDbIFNp79sh3+dp6IL3IfnunhKHv2ysg6J2Nubp9xNXM6yZlT OHdg9Hr87E2HCbz3M5h5Qc+mBfJ6XiExC/UmpN0Yrz8w/vgQjIVFXBKJt9CdJ6FkmINr fgrQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=qyfnqLcP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y25si14200172edr.60.2020.04.17.06.59.26; Fri, 17 Apr 2020 06:59:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=qyfnqLcP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730764AbgDQN6Q (ORCPT + 99 others); Fri, 17 Apr 2020 09:58:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58580 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1730687AbgDQN6Q (ORCPT ); Fri, 17 Apr 2020 09:58:16 -0400 Received: from mail-wr1-x443.google.com (mail-wr1-x443.google.com [IPv6:2a00:1450:4864:20::443]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B0A10C061A0C for ; Fri, 17 Apr 2020 06:58:15 -0700 (PDT) Received: by mail-wr1-x443.google.com with SMTP id k1so3177866wrx.4 for ; Fri, 17 Apr 2020 06:58:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=3NhOD7WWCRFx2NWhkccCqUNA946AiGi6gVRl1iOG8JY=; b=qyfnqLcP+9kRh0M5SMq3ClD2TyNOg2DQBddfRvlwEQF+YzANtODQE9oMBqhMir6PtP nePvDTfrt8dYFjR3dD1sdiAvn1i+YB0JMDQsCNrBqQtw7wsRv6oJR66nY4BI/YqnCXNn S7zOrxeniQ9CILrkRmG8vZ6jgdyfgpJ6UDD55lkPPoPnPwhzS7yzdbokS2ELU4gc+S/r tZsF1DfgSbAdCjRLJ7UtFmZ8pWIUIUmeMGHrjOsJuTbbrsXYViOcMhwKBtg33lvptF6d 4Osc+ftORpKT2meqaMhgycJPvtzeEMNpVepRknzSnhJ5QsfVcAlpSlLjWpscVcnh5lQl ltMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=3NhOD7WWCRFx2NWhkccCqUNA946AiGi6gVRl1iOG8JY=; b=kG+jHJe/8kdiELYMxOy86sRSf1t7X03XS661JtTW7KrhI8eTVBrhR7NI6DP013V+7n BbdCj7uN5WNPNlp0eAJv1xHsq9suUdOkOeUsxnaYdGGLLyYCWBMrjBy/fPZadmDGuy62 1xsU9avOkSmM7W/vaIpRJdorCJTPBScBZ5bhrH3dPZLR7ITgVRFTNfan6R5Zq36lcJuU ghdDfcJJfZZ71Dc3EP5OQkgtbgBXi2UHB3lhYQu6GEKBm7ZTw7snPgIA0hE9HjunMJmU /7fnCIAubW8j9eDh1NY+OF6phIH4K7mhPK9xZCGLygTPYYzyovicIs89TZmZt0CxI9W2 Ze+w== X-Gm-Message-State: AGi0PuYmOPC9uI+UtJONYU40pr1iryQ08/hXyJmlc9SQzOwpODM+4/UD odEy4+/AGQ6Q8rb7zvjh+S7MCFuDy8ViGnHESLk= X-Received: by 2002:a5d:4106:: with SMTP id l6mr4008599wrp.111.1587131894437; Fri, 17 Apr 2020 06:58:14 -0700 (PDT) MIME-Version: 1.0 References: <20200417073219.40320-1-yanaijie@huawei.com> In-Reply-To: <20200417073219.40320-1-yanaijie@huawei.com> From: Alex Deucher Date: Fri, 17 Apr 2020 09:58:03 -0400 Message-ID: Subject: Re: [PATCH] drm/amd/powerplay: remove defined but not used variables To: Jason Yan Cc: "Quan, Evan" , "Deucher, Alexander" , Christian Koenig , Chunming Zhou , Dave Airlie , Daniel Vetter , amd-gfx list , Maling list - DRI developers , LKML , Hulk Robot Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Apr 17, 2020 at 9:16 AM Jason Yan wrote: > > Fix the following gcc warning: > > drivers/gpu/drm/amd/amdgpu/../powerplay/hwmgr/vega10_powertune.c:710:46: > warning: =E2=80=98PSMGCEDCThresholdConfig_vega10=E2=80=99 defined but not= used > [-Wunused-const-variable=3D] > static const struct vega10_didt_config_reg > PSMGCEDCThresholdConfig_vega10[] =3D > ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > drivers/gpu/drm/amd/amdgpu/../powerplay/hwmgr/vega10_powertune.c:654:46: > warning: =E2=80=98PSMSEEDCThresholdConfig_Vega10=E2=80=99 defined but not= used > [-Wunused-const-variable=3D] > static const struct vega10_didt_config_reg > PSMSEEDCThresholdConfig_Vega10[] =3D > ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > > Reported-by: Hulk Robot > Signed-off-by: Jason Yan Applied. Thanks! Alex > --- > .../amd/powerplay/hwmgr/vega10_powertune.c | 23 ------------------- > 1 file changed, 23 deletions(-) > > diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_powertune.c b/dri= vers/gpu/drm/amd/powerplay/hwmgr/vega10_powertune.c > index ca9b23b5abc9..9757d47dd6b8 100644 > --- a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_powertune.c > +++ b/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_powertune.c > @@ -651,18 +651,6 @@ static const struct vega10_didt_config_reg PSMSEED= CStallDelayConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMSEEDCThresholdConfig_Veg= a10[] =3D > -{ > -/* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > - * Offset Mask = Shift = Value > - * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > - */ > - /* SQ EDC THRESHOLD */ > - { ixDIDT_SQ_EDC_THRESHOLD, DIDT_SQ_EDC_THRESHOLD__EDC= _THRESHOLD_MASK, DIDT_SQ_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT, = 0x0000 }, > - > - { 0xFFFFFFFF } /* End of list */ > -}; > - > static const struct vega10_didt_config_reg PSMSEEDCCtrlResetConfig_Veg= a10[] =3D > { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > @@ -707,17 +695,6 @@ static const struct vega10_didt_config_reg PSMSEED= CCtrlConfig_Vega10[] =3D > { 0xFFFFFFFF } /* End of list */ > }; > > -static const struct vega10_didt_config_reg PSMGCEDCThresholdConfig_veg= a10[] =3D > -{ > -/* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > - * Offset Mask = Shift = Value > - * ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > - */ > - { mmGC_EDC_THRESHOLD, GC_EDC_THRESHOLD__EDC_THRE= SHOLD_MASK, GC_EDC_THRESHOLD__EDC_THRESHOLD__SHIFT, = 0x0000000 }, > - > - { 0xFFFFFFFF } /* End of list */ > -}; > - > static const struct vega10_didt_config_reg PSMGCEDCDroopCtrlConfig_veg= a10[] =3D > { > /* ---------------------------------------------------------------------= ---------------------------------------------------------------------------= --------------------------------- > -- > 2.21.1 > > _______________________________________________ > amd-gfx mailing list > amd-gfx@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/amd-gfx