Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp4165899ybz;
        Mon, 20 Apr 2020 17:15:45 -0700 (PDT)
X-Google-Smtp-Source: APiQypL5ZezX5/WhbBJynTzWm3digUkQKeHlaPdUhaYRRgPhQdRlXcYGpoGJxondZdy6foGH/lNZ
X-Received: by 2002:aa7:d655:: with SMTP id v21mr10603792edr.355.1587428144846;
        Mon, 20 Apr 2020 17:15:44 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1587428144; cv=none;
        d=google.com; s=arc-20160816;
        b=gLlftbc1kP7f4B9MJvifSSbsNDdlyQ80QwT8XgSehRz2cjb+mQC8TGFULyPgCL4MC2
         x7VX1fJJ2h7OpZtfgYAi304CRDkbJIVKnX6yFvgJfhzWW/pB8o+v+Q4FrNoJa3kDuCEq
         XA1BvuPVOWyK6iZk6pMOC79GQ5AGH8GfWXKhobSvh6DuGMkw062kasapYpEzrR1nNmjs
         a/P8Y9NtU3BoWTBHverTlkwTDPRrE40yL43ZlUmjngz8ejWZ3BRBH1dDK9Y25yGu+ulR
         HlVBuHMyfTMaU2JXEBVbxSA2kmBn3IQspyMLwTJPg2SxmgfP0nsWKxiCq9NJug0SsrT0
         Pn4w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        b=1KqpM8gx0WFidb8SEVbbLSoBD3hucJ874u1C+S+Edbg72kkFpsoxG9spuI5H3N5M+P
         F6w+9BtETDFmNL5Ezka3NHDNwEurRWpYr81WG8831QBmQO7GeNCu09FxqOCKcBsW5w3p
         z9RoxbDUO8V2XBh15LT9AwWmwX+StLBxAfqa23KGcIAMF6891ScjW9WarJ4xzwlGK7Ju
         HxFnAs8E5w4+JgYcycDsO5q8dofrUk5yTI/OAJhZEDlBCCYMqfSE/WfVX4cHlWwPbBVr
         qW1F+YtDNXip4tBuk7DbdGyvEj7qi1fmNn90sW99oBuu1l0nMfCow3lxJ8M+LHk0czIw
         alWw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=fIc5AXTn;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id p5si619368edd.313.2020.04.20.17.15.22;
        Mon, 20 Apr 2020 17:15:44 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=fIc5AXTn;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727986AbgDUAL7 (ORCPT <rfc822;1dalishi1@gmail.com> + 99 others);
        Mon, 20 Apr 2020 20:11:59 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:9971 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726050AbgDUALV (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 20 Apr 2020 20:11:21 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e9e3a1b0004>; Mon, 20 Apr 2020 17:11:07 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 20 Apr 2020 17:11:20 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 20 Apr 2020 17:11:20 -0700
Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 21 Apr
 2020 00:11:19 +0000
Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Tue, 21 Apr 2020 00:11:19 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.165.49]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e9e3a260000>; Mon, 20 Apr 2020 17:11:19 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [RFC PATCH v8 2/9] arm64: tegra: Add reset-cells to mc
Date:   Mon, 20 Apr 2020 17:11:07 -0700
Message-ID: <1587427874-3291-3-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1587427874-3291-1-git-send-email-skomatineni@nvidia.com>
References: <1587427874-3291-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1587427867; bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=fIc5AXTnVQA7rZ5yYw+4g+XAzw4w68SSUhFDd1Ck+5jCstBGn0PLSiOBGnR0NcACx
         7H8zBuGjtzMQ/iJMWfhsrhHLFGoj+o6hIVIH+aDn9KO2hXNQ6imG31xl/Ll+P7kd7D
         AYxVwZ/4FvDoVJ3a8lckDWBGFEIPs1zlWmeHrNgUEACKJ1t4GUknrfrJ8VbX1g6KKb
         JoS1js9AqGQvR5ymd2kheXQIWv8g6o/FOSRQW4/hVs3znbqEdoJSgWd+vBxYjRwWuY
         jbFMUi9Sl7YQYOPhpmq4Mg8wSe2b3inqoqvGdJRl/j/5gPIDmQYbbbbYqd9Up3ERui
         85XYWRfU9S4yg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra210 device tree is missing reset-cells property for mc node.

This patch fixes it.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index d0eff92..5b1dfd8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -894,6 +894,7 @@
 		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
 
 		#iommu-cells = <1>;
+		#reset-cells = <1>;
 	};
 
 	sata@70020000 {
-- 
2.7.4