Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp4494639ybz; Tue, 21 Apr 2020 01:27:53 -0700 (PDT) X-Google-Smtp-Source: APiQypLr9mRbAJseH/XU9nWDeJXH6iRU/Ora9GsmLXEjRdyvcxS8dgx5+lYq5RV2Gfw4psHlpHqp X-Received: by 2002:a17:906:e210:: with SMTP id gf16mr20316815ejb.214.1587457673375; Tue, 21 Apr 2020 01:27:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587457673; cv=none; d=google.com; s=arc-20160816; b=cyd3VFhCFuyBV1MLhwA+cdI2wQi9zFzz5E+ZeTZfE3Q7FqDdVaUKzNe+PKMMGJaJjc 09EqXWsn5aWEqShDou9QMYLCp7H2ow9UoKj66WzBkiQElo5qmRWP7zdF42xwTpi3cAND KkhdrdiveUIp9NMv+vK9upGAbW54em5uI4jCxkpwxtcCJyuHj6WdXEkjt0Dh5sGiDQRH Uc2HKBN0obEm57VZ2e3DMkRlAAJsR0QUQg7DwoAFqQoj0zl7qCAMQC4wbv4lmc5UvMDc j5h/hODL1vYR0Bvf067fhCNReJKKK4ROT3IDC0XT65jnx0jM7HryWFLRji4e256GTXCN JqVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=tke6Afr5zS0DjmiOl9O/D38U2ShNWWP+M3RTItCpxFc=; b=I8TkjM6yjaEC2ktSfyjLAWLSZdixgWqk8/tijcQNdprhs69z0gVrh+c7zmcgqfA0yM W/G3zgNJK0dfUr16sRkYrHU3BgZOUnqOg74r3azmWn1P5LQHTFt6DNVMZU0G/EN0t9RI 8E/46MA8yMAnP1+fw9gzBHuSYQVMyw5iAYoKXZvx88mtYR7j7xSF7QDKo+ROXi3gX4Hg stxbbzmbeEEYYdufTeHwpvw61AzWyAO4XMZK6zNCiJ9dn5xh1hKs7bj1yrJ7xcNHXaEv hRxEZaOUelbU8La2DAD/8q0Op88tOGDEHn9GVTzeX2ZZox7x1nJY3SHfvp52nt6ZtC6M dk1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a6si1229029edv.395.2020.04.21.01.27.29; Tue, 21 Apr 2020 01:27:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728096AbgDUIXs (ORCPT + 99 others); Tue, 21 Apr 2020 04:23:48 -0400 Received: from gloria.sntech.de ([185.11.138.130]:46132 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726018AbgDUIXs (ORCPT ); Tue, 21 Apr 2020 04:23:48 -0400 Received: from ip5f5aa64a.dynamic.kabel-deutschland.de ([95.90.166.74] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1jQoC0-0001S4-JW; Tue, 21 Apr 2020 10:23:44 +0200 From: Heiko =?ISO-8859-1?Q?St=FCbner?= To: Chen-Yu Tsai Cc: Johan Jonker , devicetree , Rob Herring , linux-kernel , linux-arm-kernel , "open list:ARM/Rockchip SoC..." Subject: Re: [PATCH 1/3] arm64: dts: rockchip: add bus-width properties to mmc nodes for rk3328.dtsi Date: Tue, 21 Apr 2020 10:23:43 +0200 Message-ID: <2710874.PL6qFFFsBp@diego> In-Reply-To: References: <20200416181944.5879-1-jbx6244@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi ChenYu, Am Dienstag, 21. April 2020, 05:48:52 CEST schrieb Chen-Yu Tsai: > On Fri, Apr 17, 2020 at 2:19 AM Johan Jonker wrote: > > > > 'bus-width' and pinctrl containing the bus-pins > > should be in the same file, so add them to > > all mmc nodes in 'rk3328.dtsi'. > > Nope. First of all, pinctrl usage is with pinctrl-N properties, not the > pinctrl device, and there are no defaults set for any of the mmc nodes. > Second, these are board design specific. For example, boards are free to > use just 4 bits for the eMMC if they so desire. So this should be in each > board dts file. If a board is missing this property, fix the board. you are correct that the pinctrl entries are missing from the patches, bus-width and pinctrl should be defined in the same file each time, but for the whole idea I tend to disagree. So far every board with a Rockchip socs follows Rockchip's reference design for a lot of parts - for example I only see sdmmc nodes with bus-width=4 etc. So the basic idea is to have default pinctrl settings for the settings everybody uses predefined ... if a board comes along that needs different settings it is free to redefine that. Heiko > > This applies to all three patches in the series. > > ChenYu > > > Signed-off-by: Johan Jonker > > --- > > arch/arm64/boot/dts/rockchip/rk3328.dtsi | 3 +++ > > 1 file changed, 3 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi > > index 175060695..db2c3085e 100644 > > --- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi > > +++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi > > @@ -861,6 +861,7 @@ > > clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>, > > <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > + bus-width = <4>; > > fifo-depth = <0x100>; > > max-frequency = <150000000>; > > status = "disabled"; > > @@ -873,6 +874,7 @@ > > clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>, > > <&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > + bus-width = <4>; > > fifo-depth = <0x100>; > > max-frequency = <150000000>; > > status = "disabled"; > > @@ -885,6 +887,7 @@ > > clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>, > > <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>; > > clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; > > + bus-width = <8>; > > fifo-depth = <0x100>; > > max-frequency = <150000000>; > > status = "disabled"; > > -- > > 2.11.0 > > > > > > _______________________________________________ > > linux-arm-kernel mailing list > > linux-arm-kernel@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel >