Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp374103ybz;
        Tue, 21 Apr 2020 23:21:15 -0700 (PDT)
X-Google-Smtp-Source: APiQypI6VZhz3Z9rd9w0Wy1zhJohwqQ5cSh9txtNmapW1sSnjyv4rsW3a7hN82nrMgNm8GlPAbt/
X-Received: by 2002:a17:906:7ac8:: with SMTP id k8mr25185646ejo.235.1587536475395;
        Tue, 21 Apr 2020 23:21:15 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1587536475; cv=none;
        d=google.com; s=arc-20160816;
        b=dUozP5/a65lQvNUVuyZ1bmKTmvPNRL6lk/VYK83DCzWp5AWfhgsFomKi9ZwQJCj4lV
         GEtmV2kB2XXnlNn3ngPCxCIDIcTBQgtE1cYdwQyEYFvprk9m/zU+6VS2HiLCYrD8jBnJ
         1yPnhKZQapuvm4Sdl/yUdWRBWbsqPLz2bBHjJpnutuFG2B2dU8eiimQlFK5QGxwvuzXj
         lM8ZwDs1nxFtVugVG3engwKjNkW4l0OflHhNDBWrxhsFokqCrQ362hXMxD11GKpxVJka
         VTas2XzRNnpvfaVPrfaaFo96rCgd1wLH+8DxnSSeBY2VRw83Ns0c1PPp9zEMywMI5wnk
         +tsA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        b=hc1lOMKedXr3JrWp2P0Q4JjvG9gWtiMO8IQ7mM8qaIMOyEUW0GpqbapheTrx7eTndL
         Ipc4kTX7cZUUPM2Ef1Dk46X0G/9b4qRG8jkjtcPUBxX0iq2LdSikbla/MvJwk1rYrqAR
         rNl909FCG9ifhpnHch27ftLL9pLpAijLG3Pufj38x4DO+WVz9P2rTgPtSm2SXfe3zBDl
         r0cmAjTxTzGumWoIB1IRN0ngP6DvjxPuqVHtUxKSYldFejTUxOSNBG2qOLk2MgudMzD4
         o2jMdhkpbCpAX2wQiWEVuwPA5qnkPWKGEwr5g7wWdbGaR/RvSEQypD8MMW2TsvRRlndQ
         N+nA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=cXLWDk0n;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id p17si3157971ejd.260.2020.04.21.23.20.52;
        Tue, 21 Apr 2020 23:21:15 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=cXLWDk0n;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726485AbgDVGTI (ORCPT <rfc822;gasparwang.pro@gmail.com>
        + 99 others); Wed, 22 Apr 2020 02:19:08 -0400
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3216 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726415AbgDVGTD (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 22 Apr 2020 02:19:03 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e9fe1990000>; Tue, 21 Apr 2020 23:18:01 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 21 Apr 2020 23:19:03 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 21 Apr 2020 23:19:03 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 22 Apr
 2020 06:19:03 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 22 Apr 2020 06:19:03 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.165.49]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5e9fe1d60003>; Tue, 21 Apr 2020 23:19:03 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: [RFC PATCH v9 2/9] arm64: tegra: Add reset-cells to mc
Date:   Tue, 21 Apr 2020 23:18:52 -0700
Message-ID: <1587536339-4030-3-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1587536339-4030-1-git-send-email-skomatineni@nvidia.com>
References: <1587536339-4030-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1587536281; bh=fypsljnYXUQBk09pkBuzFp0S2nxT0B9eauugx/SlCBI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=cXLWDk0n9myOrDy67vaDWZGWBQG/Wb/b9U1B5QY+Wmct48uDNcQwQpcbQ4BqPzcGV
         F0T3hDJ65DqRNaERaJJUbLW5q9t7sdfM6E3U7b6rB3qujediOu3lncrGvYZPkrh2jz
         PIi8RQkwE98EOaXPZO6jKreKw2+o+1CE/sJszqcOI2K1bQMmnphCTniUjTKdsvizdT
         LS5dle/7yknomnAMUbh9YNivvTwVdxHa7vAx3cj3oS3g2QYpqVCtvU4/p6dJGxhNey
         fdW72xqDEYspwty9Trjm5/6A4HWt6IdIQpYwbCQaku/JDVXgjeMUBWMCd3p+69F8RI
         8f9o4o2XPHxTg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra210 device tree is missing reset-cells property for mc node.

This patch fixes it.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index d0eff92..5b1dfd8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -894,6 +894,7 @@
 		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
 
 		#iommu-cells = <1>;
+		#reset-cells = <1>;
 	};
 
 	sata@70020000 {
-- 
2.7.4