Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp881078ybz; Wed, 22 Apr 2020 09:34:20 -0700 (PDT) X-Google-Smtp-Source: APiQypJ9uLpTvT8oHaqqofTww+yol87t8PDegqq4Kvp1rfTfq1gMHZFttOzvd2GWJfpT/p8POxw2 X-Received: by 2002:aa7:d7d8:: with SMTP id e24mr24352056eds.215.1587573259781; Wed, 22 Apr 2020 09:34:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587573259; cv=none; d=google.com; s=arc-20160816; b=bffuBB7qiJNshC3hfwpEhf/EBbVse3tkNfJpF++rh2yHHfIfGgl1yQMDf4WRJJ1/CM sxaB6cWy05SL1g42C9UWDm5GIN9pSdHJOXu+4Wyz0FcQj5bWBVyPA3zafiUHJzQwVFCn Ca8IsKRUHAdymmSYPyX1DSDbaKsllrh8bhR3tcaTpIejDulPI2AF4qxDfXACrtWZFCJr ab+yDgpywf3sqHIG+1bJ3bZJBorFVVRLupvV7oPX7Nb+ImybZFuB43dOR68WjF4HWAGg 5hip/mU9dlGvmjH7a3z41ZY2D32th1ZjuEjuCsHVz4o6NSRtTS1bSIfZrxs/3K5wBdpJ 1RXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=AI2k/GeOJka+x5ydpwPpmWF5ssDecgtebTTmy/odja0=; b=TykXy5c323DKi287Np8grBhcuK2xn8rkCKhh6Mglk2sqN6vT6WmDXPu7ARAaUcNPwc z+LF4vAVBaT+y80kbnB54G9ZsXu9MDzcBwI9UoImv3SaGen3FCJ9jFGgUiWHllKHAGfU IxxoYCe8zbhWkPQmucBUWtk0rCy1RuLV93+oVWU3lEI51nc5WoHCZGdqESgLtiXKMSE9 hFAD51kGGtUYQdp61YlkZ5O8mFi54CRFSeMrNHWP/otZoZtzxoxJU6NXjEzrEiLKgU+T TUIvNT2Q4/2VZA93DE0dYDWxc6cOo8GhAsZuADgCD91MdJdkwNTjjDjSzwn3tWGdwdE7 h/Sg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Q+aOwso/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a17si4022361edb.590.2020.04.22.09.33.47; Wed, 22 Apr 2020 09:34:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="Q+aOwso/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726778AbgDVQcg (ORCPT + 99 others); Wed, 22 Apr 2020 12:32:36 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:3302 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726105AbgDVQce (ORCPT ); Wed, 22 Apr 2020 12:32:34 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 22 Apr 2020 09:32:21 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Wed, 22 Apr 2020 09:32:33 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Wed, 22 Apr 2020 09:32:33 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 22 Apr 2020 16:32:33 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 22 Apr 2020 16:32:33 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.165.49]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 22 Apr 2020 09:32:33 -0700 From: Sowjanya Komatineni To: , , , , , , , , , CC: , , , Subject: [PATCH 5.4.33 2/2] sdhci: tegra: Enable MMC_CAP_WAIT_WHILE_BUSY host capability Date: Wed, 22 Apr 2020 09:32:29 -0700 Message-ID: <1587573149-30269-3-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1587573149-30269-1-git-send-email-skomatineni@nvidia.com> References: <1587573149-30269-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1587573141; bh=AI2k/GeOJka+x5ydpwPpmWF5ssDecgtebTTmy/odja0=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=Q+aOwso//9q/gPBeXksB5egUqJegSFWCyFX80F1/NwPCodYcBTfoGSN3tUWNQUkjO /7r0YyeGW9fq1ELEX2gP7xtFWYilCBBbVc2Zl8gi8EuNZlg1+oqWhT/q9MfV5JzAvU EKJ0XUIP7RSjebfPEvrp++WkvtHMlJM4WiZr8zGzGKJW53xhM6++RFg17mdEDOSCOy JzJ/MTZDkKHjFGeCCUCbOV1GcLODeJotn8kMkqcOpsoTqbNusjucuOyOM89k5hPbtu fdYYGWm6UGHbpKkiOPfqn2KzhOd26Df0YzfpiQVkIMECH7LWkXdacFDqWk1DtxWYX7 Im5IHCYAZ0RoA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit ff124c31ccd7 ("sdhci: tegra: Enable MMC_CAP_WAIT_WHILE_BUSY host capability") Tegra sdhci host supports HW busy detection of the device busy signaling over data0 lane. So, this patch enables host capability MMC_CAP_wAIT_WHILE_BUSY. Cc: Signed-off-by: Sowjanya Komatineni --- drivers/mmc/host/sdhci-tegra.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index fa8f6a4..1c381f8 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -1580,6 +1580,8 @@ static int sdhci_tegra_probe(struct platform_device *pdev) if (rc) goto err_parse_dt; + host->mmc->caps |= MMC_CAP_WAIT_WHILE_BUSY; + if (tegra_host->soc_data->nvquirks & NVQUIRK_ENABLE_DDR50) host->mmc->caps |= MMC_CAP_1_8V_DDR; -- 2.7.4