Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1479726ybz; Wed, 22 Apr 2020 22:50:03 -0700 (PDT) X-Google-Smtp-Source: APiQypLZd1sccRO/XBcw1dl602DwjZiPgL42/gb622w9bczbEYcYaDaE/fgot08jM9Dwmg+ZrskW X-Received: by 2002:a50:e107:: with SMTP id h7mr1544977edl.124.1587621003111; Wed, 22 Apr 2020 22:50:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587621003; cv=none; d=google.com; s=arc-20160816; b=QN2KKYWdNgcgpaskGk0pooGewcI07Jy9Vh0QSNN52Rd8tKHFRd2c3UQOZFYtHhVsry gGXfpscVciuheCFrsH6FWuS7KiMCORQ6YttSxmSZUcLVKeh7icE5q2DIfYRi0VaqmR3F C94CmflLpFg8gvLQfjxEQYObRdHKl3aFif99Y5hrclI0OQAodvDW5pcf9RLh9Nuy+JN3 x17hKGb9tNoUEq5jggQo1x48jjbd26wM+ITj7EjijagOvnXK0DXjcT4RGFr6raNslUqr WqbFMPQXX3P7liLcAnDIJQAPOoLNr3flFOdtiLA1CAhB/KjZnoYbSWdpcwYWP0tiiduP HXJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version; bh=6HrsKtvMTC16RLyr5yi4ukjSOjzkdtId/c6u00zB+A4=; b=MV5MQtMRxQaPUXuAGazuNqI3xausedpRZTKeW59wVugnzfQJApqt97Elwww/i8zuuc hse1gamXQoTSAuMph67mFcCO/C+ZC/Ia5UfOqsv6RMA52RhFoNGXCnu2JSPIRAno/24M fIMw9lLwUSJO7sZgvV7r7FymzIrEx2C9wKWjqhpCu0dRXRX/XZtYAc8wxJ+MTMfiGtd9 dxRU+ksqerV6OFiax35lkQJ3PVgbaa99wMe7m8XmWdo1WjBYuZo4en7+BJgXYEGNfZh+ 0p6YHgP8HrK6yNsAqxsSIhdMx6Gh4oMm4575DyzHxS/Bff9Ezf1zON92S7g9KEVBl9wl /9Zw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y23si703039ejc.425.2020.04.22.22.49.40; Wed, 22 Apr 2020 22:50:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726742AbgDWFsP (ORCPT + 99 others); Thu, 23 Apr 2020 01:48:15 -0400 Received: from mail-il1-f194.google.com ([209.85.166.194]:43761 "EHLO mail-il1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725854AbgDWFsO (ORCPT ); Thu, 23 Apr 2020 01:48:14 -0400 Received: by mail-il1-f194.google.com with SMTP id z12so4395497ilb.10; Wed, 22 Apr 2020 22:48:14 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=6HrsKtvMTC16RLyr5yi4ukjSOjzkdtId/c6u00zB+A4=; b=dFd4Gl07JfkJNt9+0Fk2KwkhaqFVUtlOZWclD01mfKsqcnj0vmLTbufyszCNChAf10 v9ti7IN/aYskpaEixM2qA5PNrBCT30JUJKgSOuDi3dcj5PSylOgBUvu9AZCfZbo+731e kNFVNZPqqLv1B3wlChhaZe2SE+IfP/7aE7O1Vgc8Gb1aH6THo+2HbfqVwaN5qyB4T75e hSYEy4Dc7RSkOL61wruN6P734hL+1s2bBcBQ7mwkh+8pnkCAhX3XFlUDLv7Vq8qcCplr x30OYsctyHco3kKSsAoZUhiDBmVo6MS3USmGbVYM4R9NtTqggD5o1eeyn8MWRqg57ml/ Mp3Q== X-Gm-Message-State: AGi0PuYZJXAgDuZBCerJAGfSmDBvByku5MyeM1w8l6L6GtppDMu7ToFP 8R9zFKfSJekwcBMS9YSVJD0zfmWpXKCVyGzyZeM= X-Received: by 2002:a92:dc0d:: with SMTP id t13mr1859821iln.287.1587620893725; Wed, 22 Apr 2020 22:48:13 -0700 (PDT) MIME-Version: 1.0 References: <20200422142428.1249684-1-jiaxun.yang@flygoat.com> <20200422142428.1249684-7-jiaxun.yang@flygoat.com> In-Reply-To: <20200422142428.1249684-7-jiaxun.yang@flygoat.com> From: Huacai Chen Date: Thu, 23 Apr 2020 13:55:36 +0800 Message-ID: Subject: Re: [PATCH 6/6] dt-bindings: interrupt-controller: Add Loongson PCH MSI To: Jiaxun Yang Cc: "open list:MIPS" , Marc Zyngier , Thomas Gleixner , Jason Cooper , Rob Herring , LKML , devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Jiaxun, On Wed, Apr 22, 2020 at 10:28 PM Jiaxun Yang wrote: > > Add binding for Loongson PCH MSI controller. > > Signed-off-by: Jiaxun Yang > --- > .../loongson,pch-msi.yaml | 56 +++++++++++++++++++ > 1 file changed, 56 insertions(+) > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/loongson,pch-msi.yaml > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongson,pch-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/loongson,pch-msi.yaml > new file mode 100644 > index 000000000000..dfb9cecacba0 > --- /dev/null > +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,pch-msi.yaml > @@ -0,0 +1,56 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-msi.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: Loongson PCH MSI Controller > + > +maintainers: > + - Jiaxun Yang > + > +description: | > + This interrupt controller is found in the Loongson-7A family of PCH for Please use "Loongson's LS7A family" here. > + transforming interrupts from PCIe MSI into HyperTransport vectorized > + interrupts. > + > +properties: > + compatible: > + const: loongson,pch-msi-1.0 > + > + reg: > + maxItems: 1 > + > + loongson,msi-base-vec: > + $ref: '/schemas/types.yaml#/definitions/uint32' > + description: | > + u32 value of the base of parent HyperTransport vector allocated > + to PCH MSI. > + > + loongson,msi-num-vecs: > + $ref: '/schemas/types.yaml#/definitions/uint32' > + description: | > + u32 value of the number of parent HyperTransport vectors allocated > + to PCH MSI. > + > + msi-controller: true > + > +required: > + - compatible > + - reg > + - msi-controller > + - loongson,msi-base-vec > + - loongson,msi-num-vecs > + > +examples: > + - | > + #include > + msi: msi-controller@2ff00000 { > + compatible = "loongson,pch-msi-1.0"; > + reg = <0x2ff00000 0x4>; > + msi-controller; > + loongson,msi-base-vec = <64>; > + loongson,msi-num-vecs = <64>; > + interrupt-parent = <&htvec>; > + }; > +... > -- > 2.26.0.rc2 >