Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: Y7ST5mk+gOS7WLDxLzZzkCfqCUEeRXhthLaO+DEsriSFoTsjDvumnBYq/98xogwPOXXK8KwCRe
 j/Og6LLNxn4A==
IronPort-SDR: RvtqLlC+SPSst880mSvesTs0je541inKc3w5VF7v7avh8diVfRiHu11gpSKeoqjZ88XibKYtfi
 ZTBCyarl8PWg==
Subject: Re: [PATCH 0/2] x86/resctrl: Support wider MBM counters
To:     tglx@linutronix.de, fenghua.yu@intel.com, bp@alien8.de,
        tony.luck@intel.com
Cc:     kuo-lang.tseng@intel.com, mingo@redhat.com, babu.moger@amd.com,
        hpa@zytor.com, x86@kernel.org, linux-kernel@vger.kernel.org
References: <cover.1585763047.git.reinette.chatre@intel.com>
From:   Reinette Chatre <reinette.chatre@intel.com>
Message-ID: <f1820861-9ecb-d685-be3d-accd0047126d@intel.com>
Date:   Thu, 23 Apr 2020 09:40:27 -0700
User-Agent: Mozilla/5.0 (Windows NT 6.3; WOW64; rv:68.0) Gecko/20100101
 Thunderbird/68.6.0
MIME-Version: 1.0
In-Reply-To: <cover.1585763047.git.reinette.chatre@intel.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Hi Thomas and Borislav,

On 4/1/2020 10:51 AM, Reinette Chatre wrote:
> Memory Bandwidth Monitoring (MBM) is an Intel Resource Director
> Technology (RDT) feature that tracks Total and Local bandwidth
> generated which misses the L3 cache.
> 
> The original Memory Bandwidth Monitoring (MBM) architectural
> definition defines counters of up to 62 bits and the first-generation
> MBM implementation uses 24 bit counters. Software is required to poll
> at 1 second or faster to ensure that data is retrieved before a counter
> rollover occurs more than once under worst conditions.
> 
> As system bandwidths scale the software requirement is maintained with
> the introduction of a per-resource enumerable MBM counter width.
> 
> This series adds support for the new enumerable MBM counter width.
> 
> Details about the feature can be found in Chapter 9 of the most
> recent Intel ISE available from
> https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
> 
> Reinette Chatre (2):
>   x86/resctrl: Maintain MBM counter width per resource
>   x86/resctrl: Support CPUID enumeration of MBM counter width
> 
>  arch/x86/include/asm/processor.h          |  1 +
>  arch/x86/kernel/cpu/common.c              |  5 +++++
>  arch/x86/kernel/cpu/resctrl/ctrlmondata.c |  8 ++++---
>  arch/x86/kernel/cpu/resctrl/internal.h    | 15 ++++++++++---
>  arch/x86/kernel/cpu/resctrl/monitor.c     | 27 ++++++++++++++++-------
>  arch/x86/kernel/cpu/resctrl/rdtgroup.c    |  2 +-
>  6 files changed, 43 insertions(+), 15 deletions(-)
> 


Would it be possible to consider this for inclusion in v5.8?

Thank you

Reinette

ps. Upon your consideration I am planning to follow up with same
the question for the next resctrl new feature series available
at:https://lore.kernel.org/lkml/cover.1586801373.git.reinette.chatre@intel.com/

You could view outstanding resctrl changes at branch resctrl/next of
https://github.com/rchatre/linux.git