Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp2335175ybz; Thu, 23 Apr 2020 16:14:37 -0700 (PDT) X-Google-Smtp-Source: APiQypKTF1153CTj8r9J+acYwf4qJNDNhoRhBTBypk/+4CSZAbmNP8XUuv7ULM2YbvGn84s+wgrT X-Received: by 2002:a05:6402:129a:: with SMTP id w26mr4709244edv.254.1587683677181; Thu, 23 Apr 2020 16:14:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587683677; cv=none; d=google.com; s=arc-20160816; b=bXnxzflhwoCU+dbBnd+ipVJKROFGDUfft8SqiXwHYAuB8JFQGfcJgRA2Qysv0ThGcI NNI9KP+B35Jsfqu53NlO2IyKWIQSNjPt72LQBMuPoY1r21GmEsVuL0IN7wyflmF/Xdfq LJ1Y0t62ect4l4R5bxdHFNv5cChz/ZO31rHqRIZqZ1khPwVoY9IVd1EMLQsFlkLMNH1H Ct9E/wiHTN67ZahU15Pcuz6tnQYako+csCBNkjYGx9CcbxGrniMWIrIZot1FYhMPrcof Dy7EAdN8k3OXftQP5f4WE6CuuzqPUfnYSpfbXbJiFefOuFklGg39C3dJ+0AYuh1eCDKW gxwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:subject:message-id:date:cc:to :from:mime-version:content-transfer-encoding:content-disposition; bh=rK9tNDBNA0Zw8EnprelhJzwj61KYk4P411Tr1sVmH7Y=; b=tMhZvACnxkH99oMYfap30mJXX7nCUtA37Q+UfGT8rNne2KnX4nJT6yhSkfUJserdn8 PSfBdxEWj8/wRWADmSIh25FjVpLKrBYazgF7ePIjpTuXLgQIqrO/bnvziI5aT36KTfsD /1LPtRewfQVHZ2slEhzdL2H1Kc+oVoT2c2WKwegUwlMQBERdijcOJ7uYEw21nox6xg8Z FC2QL32U36WrN6CTzNhM4B9pQHvyKf8phYBz8/LBZAQe/p5fcqs6zcEQseYKe484IB98 r/I7mjs3e2HAW/w6dprlJ6Zw8avzKys3OVkneMjFXVRnGcfclHS00DZnTWcL/+gk2Zob GiFg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s2si2263873eds.485.2020.04.23.16.14.13; Thu, 23 Apr 2020 16:14:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728689AbgDWXLJ (ORCPT + 99 others); Thu, 23 Apr 2020 19:11:09 -0400 Received: from shadbolt.e.decadent.org.uk ([88.96.1.126]:50286 "EHLO shadbolt.e.decadent.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728585AbgDWXGw (ORCPT ); Thu, 23 Apr 2020 19:06:52 -0400 Received: from [192.168.4.242] (helo=deadeye) by shadbolt.decadent.org.uk with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.89) (envelope-from ) id 1jRkva-0004lP-CL; Fri, 24 Apr 2020 00:06:42 +0100 Received: from ben by deadeye with local (Exim 4.93) (envelope-from ) id 1jRkvY-00E6xt-3U; Fri, 24 Apr 2020 00:06:40 +0100 Content-Type: text/plain; charset="UTF-8" Content-Disposition: inline Content-Transfer-Encoding: 8bit MIME-Version: 1.0 From: Ben Hutchings To: linux-kernel@vger.kernel.org, stable@vger.kernel.org CC: akpm@linux-foundation.org, Denis Kirjanov , "=?UTF-8?q?Micha=C5=82=20Miros=C5=82aw?=" , "Ulf Hansson" , "Adrian Hunter" Date: Fri, 24 Apr 2020 00:07:07 +0100 Message-ID: X-Mailer: LinuxStableQueue (scripts by bwh) X-Patchwork-Hint: ignore Subject: [PATCH 3.16 200/245] mmc: sdhci: fix minimum clock rate for v3 controller In-Reply-To: X-SA-Exim-Connect-IP: 192.168.4.242 X-SA-Exim-Mail-From: ben@decadent.org.uk X-SA-Exim-Scanned: No (on shadbolt.decadent.org.uk); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 3.16.83-rc1 review patch. If anyone has any objections, please let me know. ------------------ From: Michał Mirosław commit 2a187d03352086e300daa2044051db00044cd171 upstream. For SDHCIv3+ with programmable clock mode, minimal clock frequency is still base clock / max(divider). Minimal programmable clock frequency is always greater than minimal divided clock frequency. Without this patch, SDHCI uses out-of-spec initial frequency when multiplier is big enough: mmc1: mmc_rescan_try_freq: trying to init card at 468750 Hz [for 480 MHz source clock divided by 1024] The code in sdhci_calc_clk() already chooses a correct SDCLK clock mode. Fixes: c3ed3877625f ("mmc: sdhci: add support for programmable clock mode") Signed-off-by: Michał Mirosław Acked-by: Adrian Hunter Link: https://lore.kernel.org/r/ffb489519a446caffe7a0a05c4b9372bd52397bb.1579082031.git.mirq-linux@rere.qmqm.pl Signed-off-by: Ulf Hansson [bwh: Backported to 3.16: adjust context] Signed-off-by: Ben Hutchings --- drivers/mmc/host/sdhci.c | 10 ++++++---- 1 file changed, 6 insertions(+), 4 deletions(-) --- a/drivers/mmc/host/sdhci.c +++ b/drivers/mmc/host/sdhci.c @@ -2945,11 +2945,13 @@ int sdhci_add_host(struct sdhci_host *ho if (host->ops->get_min_clock) mmc->f_min = host->ops->get_min_clock(host); else if (host->version >= SDHCI_SPEC_300) { - if (host->clk_mul) { - mmc->f_min = (host->max_clk * host->clk_mul) / 1024; + if (host->clk_mul) mmc->f_max = host->max_clk * host->clk_mul; - } else - mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_300; + /* + * Divided Clock Mode minimum clock rate is always less than + * Programmable Clock Mode minimum clock rate. + */ + mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_300; } else mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_200;