Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp161257ybz; Thu, 23 Apr 2020 20:57:13 -0700 (PDT) X-Google-Smtp-Source: APiQypI4W689vTDK3+UY3FsyX4AhRuEMMBpDUxqcFF6Tj6FFcO3BNj0DC7Gg/Ub3R0aqSoArclkP X-Received: by 2002:aa7:dd95:: with SMTP id g21mr5430742edv.148.1587700633393; Thu, 23 Apr 2020 20:57:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587700633; cv=none; d=google.com; s=arc-20160816; b=jssQE9D70jech7DMzhJS7WwwagEpuKkaDSqKZ62H7E+7DPcS6P7nieEjbYiG9BvBqM 3U4j47QB964h/d70HvZlZSDgDl4bht2ewAbOt8CAIizPr9W+hsygt5CFbeBdesUs8Vcz hSMdKMjWfNOni2jY24kw1rutLHEeSYmqkNQM13mey2o+qIvnx9YrxB8wAbN65lD6wRNy KkJHyteDqguWUs7g5tq9oEm8ObkDhCpzvx28nlNVzDUzrnEk2rtjreOyYKPOzo00XSq9 w3xw6fY4qqp2dWDh9327qNnwBpl6SR8KNxj0N0ohUTRe+sMKCaBMf/Eb0Sql8vCRhEx+ 26iA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=/06MYnopqzjyrf2N0nRAUhGBnkcd6r/kBjlHyehzo9I=; b=cD2jy0ffZpXUX9zjI8wj2D/LFRkpBm/M5l6CqS2SmNJ+4dIUKSc+nIjOMtq35DL02W JJAZZqbK4K7wcTF9KBynuA6XjGL9kdnNut5N1f69XBaUrQXTLQC3/XJVnDKRLqkjDOh+ CsqJNcufjlboads94w/86L5tE+f5CS7iDuUPKA5/qskNhBdB0kUbeK7o2N2B/t0mt+xP BWBxUCODvEtqiW8d9TYFNotI1gxfgYoQM8UusEtdWzXbYs/jIvpGRlkTzoEHNE9fK9qf 3fmLnIZdyEI9+FZT5WfDfr87iOfphl4MLjVAQn4MQ/fTuUXAUmdd9okZm+PYjOiii6YE IpnA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=F4UQ1v1b; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bt18si2318756edb.139.2020.04.23.20.56.49; Thu, 23 Apr 2020 20:57:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=F4UQ1v1b; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726545AbgDXDzZ (ORCPT + 99 others); Thu, 23 Apr 2020 23:55:25 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:10171 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726364AbgDXDzX (ORCPT ); Thu, 23 Apr 2020 23:55:23 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 23 Apr 2020 20:55:10 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 23 Apr 2020 20:55:22 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 23 Apr 2020 20:55:22 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 24 Apr 2020 03:55:22 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Fri, 24 Apr 2020 03:55:22 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.165.49]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 23 Apr 2020 20:55:21 -0700 From: Sowjanya Komatineni To: , , , , , , CC: , , , , , , Subject: [RFC PATCH v10 4/9] clk: tegra: Add Tegra210 CSI TPG clock gate Date: Thu, 23 Apr 2020 20:55:08 -0700 Message-ID: <1587700513-28449-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1587700513-28449-1-git-send-email-skomatineni@nvidia.com> References: <1587700513-28449-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1587700510; bh=/06MYnopqzjyrf2N0nRAUhGBnkcd6r/kBjlHyehzo9I=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=F4UQ1v1bB3nYBGTUCsx8GYrB0gASzlutZmT3SyaKvYUGAiGxhboRhuWIVcVhoOak9 0mWFNjb2yTa166ojO9g5/n7vr8hlZpiiko/4oKOg3vO1cdKHgSUZWmBYCWMG5wln7i /8+NMNKVm2BS/1uYBO+Xce5pFfORGap2a3ScuEXFy75rpgckZJAwGZs4rX+m6Y4Ea1 2y4Iz5uCCybTGsDX/etuTyiROvbXKnA2YG9OF1V2yGp7oX6rO6GubjbydM7vedCV5f UuxB6/FZPKKCHQ7BQzMSXb5kLNMZ74lm4IWyyRmMi5SwECnjvGbboWI5+ctK5qhGmy yNm2kzVRAQxDA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra210 CSI hardware internally uses PLLD for internal test pattern generator logic. PLLD_BASE register in CAR has a bit CSI_CLK_SOURCE to enable PLLD out to CSI during TPG mode. This patch adds this CSI TPG clock gate to Tegra210 clock driver to allow Tegra video driver to ungate CSI TPG clock during TPG mode and gate during non TPG mode. Acked-by: Stephen Boyd Signed-off-by: Sowjanya Komatineni --- drivers/clk/tegra/clk-tegra210.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c index defe3b7..81a879b 100644 --- a/drivers/clk/tegra/clk-tegra210.c +++ b/drivers/clk/tegra/clk-tegra210.c @@ -3035,6 +3035,13 @@ static __init void tegra210_periph_clk_init(void __iomem *clk_base, periph_clk_enb_refcnt); clks[TEGRA210_CLK_DSIB] = clk; + /* csi_tpg */ + clk = clk_register_gate(NULL, "csi_tpg", "pll_d", + CLK_SET_RATE_PARENT, clk_base + PLLD_BASE, + 23, 0, &pll_d_lock); + clk_register_clkdev(clk, "csi_tpg", NULL); + clks[TEGRA210_CLK_CSI_TPG] = clk; + /* la */ clk = tegra_clk_register_periph("la", la_parents, ARRAY_SIZE(la_parents), &tegra210_la, clk_base, -- 2.7.4