Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp61403ybz; Fri, 24 Apr 2020 11:49:22 -0700 (PDT) X-Google-Smtp-Source: APiQypLFNa2eA+sPpk7SnWsJB06T9dbegkB+s63Z6YLDw+tTNYwBAuvSqaj1id9zDB12nr6m+h6p X-Received: by 2002:a17:906:1804:: with SMTP id v4mr8720800eje.104.1587754162651; Fri, 24 Apr 2020 11:49:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587754162; cv=none; d=google.com; s=arc-20160816; b=obi0o4BN5+gUbik3dNMqflvEaziFZTA2VoXluSFCUObibxWBaALfDqRnS35s6FhKqO IZ/m5ZY8QAXCXveZ21zW5lcUjj51QX9XTyiL1Gx3P4PqHDBRBKX170IQksvOshBpCTtl /9vNzY2HwuY4nphYr6HmB+N3R5uZmoo1uzXIrVexLLXwR2vdY6hkLekWSgnUmy3FUCXS i3pyeKX81Ec2lwqgg703yub/KblTqPMZHHUyHd3KRseiJ75Mz98VoTk6S7NJlwK14UlD a+iNFZEoMIPu0UnXBKl9/MaCb/4ePqKqWD0SHbeoTIm1dI86DQXcVCg8Qq/tIVIQLthG GhUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=X+jVERp3Pi24wfeIXsz0Xu98WlkzbhbU/0kTRioq57Y=; b=smTrKaS1LJlbp111/CvCRsQxbZVcKp+zt53GMJVm9BvMa6lW2FVknf9gwccgsk0SNP pGil5mAxp5QpFKRi+Vd35jFOHPmUm48QaqHxTPVNOm7FSqvHpJeKgCk/bX246uB2DWHj AV/2gBCvJHWWrxW8hGYiRP7XzEAabUaQz3jgL4pcISmZvwwhjKeHQatyykYXEibhnR5Q fM91DZsOdd8iAfsValDvUzp50teE8aMbHnzchvngRzBqkwXi/O6jwRD/sniwZnJsBPel sxIHD5ViSxslGuNrm56n3gkRjpTlXwiOQX0B+MeTPRgmIzrfxyPZH1jYX2ALFEh+pnP3 XGKQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RCHNLf0w; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g25si3263419ejo.389.2020.04.24.11.48.58; Fri, 24 Apr 2020 11:49:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RCHNLf0w; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729352AbgDXSpQ (ORCPT + 99 others); Fri, 24 Apr 2020 14:45:16 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:34808 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729114AbgDXSpO (ORCPT ); Fri, 24 Apr 2020 14:45:14 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 03OIixX3095290; Fri, 24 Apr 2020 13:44:59 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1587753899; bh=X+jVERp3Pi24wfeIXsz0Xu98WlkzbhbU/0kTRioq57Y=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RCHNLf0wGNUkqNKx7sOeh81T7hIdYqP2w8amTNEj1AeQoJB/g5i6vLB5v/kWj0MEr /NtgNOwmT3Kr13mBUFneghAQh2Wyc7NsMNalGGpPla97SoX2TEv7q8iYq2zkgBUV3I CfTBeGTAFd2rQDQWe/5keRQrv+4zC/vsdMBgNDGA= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 03OIixbB021245 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 24 Apr 2020 13:44:59 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Fri, 24 Apr 2020 13:44:59 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Fri, 24 Apr 2020 13:44:59 -0500 Received: from pratyush-OptiPlex-790.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 03OIiAaH047967; Fri, 24 Apr 2020 13:44:55 -0500 From: Pratyush Yadav To: Tudor Ambarus , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Mark Brown , Nicolas Ferre , Alexandre Belloni , Ludovic Desroches , , , , CC: Pratyush Yadav , Sekhar Nori Subject: [PATCH v4 11/16] mtd: spi-nor: enable octal DTR mode when possible Date: Sat, 25 Apr 2020 00:14:05 +0530 Message-ID: <20200424184410.8578-12-p.yadav@ti.com> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200424184410.8578-1-p.yadav@ti.com> References: <20200424184410.8578-1-p.yadav@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Allow flashes to specify a hook to enable octal DTR mode. Use this hook whenever possible to get optimal transfer speeds. Signed-off-by: Pratyush Yadav --- drivers/mtd/spi-nor/core.c | 35 +++++++++++++++++++++++++++++++++++ drivers/mtd/spi-nor/core.h | 2 ++ 2 files changed, 37 insertions(+) diff --git a/drivers/mtd/spi-nor/core.c b/drivers/mtd/spi-nor/core.c index 6eb2b1781972..c75765f09d62 100644 --- a/drivers/mtd/spi-nor/core.c +++ b/drivers/mtd/spi-nor/core.c @@ -3085,6 +3085,35 @@ static int spi_nor_init_params(struct spi_nor *nor) return 0; } +/** spi_nor_octal_dtr_enable() - enable Octal DTR I/O if needed + * @nor: pointer to a 'struct spi_nor' + * @enable: whether to enable or disable Octal DTR + * + * Return: 0 on success, -errno otherwise. + */ +static int spi_nor_octal_dtr_enable(struct spi_nor *nor, bool enable) +{ + int ret; + + if (!nor->params->octal_dtr_enable) + return 0; + + if (!(spi_nor_get_protocol_width(nor->read_proto) == 8 || + spi_nor_get_protocol_width(nor->write_proto) == 8)) + return 0; + + ret = nor->params->octal_dtr_enable(nor, enable); + if (ret) + return ret; + + if (enable) + nor->reg_proto = SNOR_PROTO_8_8_8_DTR; + else + nor->reg_proto = SNOR_PROTO_1_1_1; + + return 0; +} + /** * spi_nor_quad_enable() - enable Quad I/O if needed. * @nor: pointer to a 'struct spi_nor' @@ -3124,6 +3153,12 @@ static int spi_nor_init(struct spi_nor *nor) { int err; + err = spi_nor_octal_dtr_enable(nor, true); + if (err) { + dev_dbg(nor->dev, "octal mode not supported\n"); + return err; + } + err = spi_nor_quad_enable(nor); if (err) { dev_dbg(nor->dev, "quad mode not supported\n"); diff --git a/drivers/mtd/spi-nor/core.h b/drivers/mtd/spi-nor/core.h index 7e6df8322da0..6338d32a0d77 100644 --- a/drivers/mtd/spi-nor/core.h +++ b/drivers/mtd/spi-nor/core.h @@ -203,6 +203,7 @@ struct spi_nor_locking_ops { * higher index in the array, the higher priority. * @erase_map: the erase map parsed from the SFDP Sector Map Parameter * Table. + * @octal_dtr_enable: enables SPI NOR octal DTR mode. * @quad_enable: enables SPI NOR quad mode. * @set_4byte_addr_mode: puts the SPI NOR in 4 byte addressing mode. * @convert_addr: converts an absolute address into something the flash @@ -226,6 +227,7 @@ struct spi_nor_flash_parameter { struct spi_nor_erase_map erase_map; + int (*octal_dtr_enable)(struct spi_nor *nor, bool enable); int (*quad_enable)(struct spi_nor *nor); int (*set_4byte_addr_mode)(struct spi_nor *nor, bool enable); u32 (*convert_addr)(struct spi_nor *nor, u32 addr); -- 2.25.0