Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp2747121ybz; Mon, 27 Apr 2020 03:52:26 -0700 (PDT) X-Google-Smtp-Source: APiQypKp2Q53gi7N+5Hcx7mxQ9K0vfvrfh2xkSQYL3trrPfg3qJJg1xHjcmOtP9BGDoDnwT/zlFX X-Received: by 2002:a17:906:361a:: with SMTP id q26mr19695463ejb.292.1587984746689; Mon, 27 Apr 2020 03:52:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1587984746; cv=none; d=google.com; s=arc-20160816; b=UASgsW5a6E7bBPfbt9TdVdVdRfVV2kpmVSbGdDqGNHbvkL90wZkQG8a/Cca0FJsAzf NPLFVGMQ2rTnHEBGO9cRd/yZtRfTx+M0Ah0V6W1TvDl44t+8aF9q44FuTdZ10Nb+lYjp TrfflNTsD3WbsW18nw3rwivEXanpSWtAX1QfdchWtQdqJo66s++rogH67tfB8vdaBIhl hdCs4QqIQlYIAs3X2RtdQhgsPUJfdN0o/wFCWgEM3Wcuc0+OJmeyEtZ5+46P7kBPkoR0 XqhlB39GC/6/v8cOfzy+IEfgE0Oty5SfxJtTlHlLR7gujU2ghy13kQst30iS0t2+YOLG hVRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:to:subject:dkim-signature; bh=IGT8KtVf7PY2gZ9dU2q+ikbbXQeLIMBV50rwe1LAM80=; b=yiRXV8ArxfJe17n4nMGUPQGq4beQGOeMQzRaW/GyS89ByEiHwPhXLS7hsrrDxCv4JM r0T158xK07K9RTLW3CuiyhLYc1GV5QrxBYmGGzL4tXV+eA9Wryz/nim1LkLjP+5VwE5q EpQ8qoEp5+XG8TK+VaAEp4/hM1K6x8ctMHKr2e41PrbR8R4ks7FGc9ryCugDftoYeeOr gVMDENP8RBhqUwk/9vcZ0jFi0rSblbi2203+uy7p1pI9c0qzqULFt+kHa7QYb3KHZo+u wvgKmRqqNrZbM2ukvT1B318T57PDr5RFLGvKpIW8rGYYiALxUepnEDGMK16OWguUbcm1 3eOg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mL4UttTB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f25si7137465edw.292.2020.04.27.03.52.03; Mon, 27 Apr 2020 03:52:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mL4UttTB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726983AbgD0Kug (ORCPT + 99 others); Mon, 27 Apr 2020 06:50:36 -0400 Received: from lelv0142.ext.ti.com ([198.47.23.249]:49670 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726881AbgD0Kue (ORCPT ); Mon, 27 Apr 2020 06:50:34 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 03RAoQXT001400; Mon, 27 Apr 2020 05:50:26 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1587984626; bh=IGT8KtVf7PY2gZ9dU2q+ikbbXQeLIMBV50rwe1LAM80=; h=Subject:To:References:From:Date:In-Reply-To; b=mL4UttTBU230xpooZ1c7vwuHNunAEuD65ZxU9nPRWzcn4X+OHnetVmvL1Q9v6MTQB NIsXhHt3QqtXq43Hdz30XG41zctgvylQTy3Z3Nruu+To5kn10r/QgpLkVolIT+sRFB 5jOD488Lu2mtwWSoQIfHxY0gXAm/ziB1GOMlmvKc= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 03RAoQo3001900 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 27 Apr 2020 05:50:26 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 27 Apr 2020 05:50:25 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 27 Apr 2020 05:50:25 -0500 Received: from [192.168.2.6] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 03RAoONg024515; Mon, 27 Apr 2020 05:50:24 -0500 Subject: Re: [PATCH 1/3] arm64: dts: ti: am654: Add DSS node To: Tero Kristo , Nishanth Menon , Rob Herring , , , , Jyri Sarha References: <20200422091512.950-1-tomi.valkeinen@ti.com> <591ddc8e-b45a-5a36-ae81-e1b92727dd2d@ti.com> From: Tomi Valkeinen Message-ID: <3708a94a-9c42-745b-3dc0-2271fcc266a5@ti.com> Date: Mon, 27 Apr 2020 13:50:23 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: <591ddc8e-b45a-5a36-ae81-e1b92727dd2d@ti.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 27/04/2020 13:08, Tero Kristo wrote: > On 22/04/2020 12:15, Tomi Valkeinen wrote: >> From: Jyri Sarha >> >> Add DSS node to k3-am65-main.dtsi with labels for board specific >> support and syscon node for oldi-io-ctrl. >> >> Signed-off-by: Jyri Sarha >> Signed-off-by: Tomi Valkeinen >> --- >>   arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 44 ++++++++++++++++++++++++ >>   1 file changed, 44 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi >> index 11887c72f23a..7d1bc991708e 100644 >> --- a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi >> +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi >> @@ -287,6 +287,11 @@ >>               mux-reg-masks = <0x4080 0x3>, /* SERDES0 lane select */ >>                       <0x4090 0x3>; /* SERDES1 lane select */ >>           }; >> + >> +        dss_oldi_io_ctrl: dss_oldi_io_ctrl@41E0 { >> +            compatible = "syscon"; >> +            reg = <0x0000041E0 0x14>; >> +        }; >>       }; >>       dwc3_0: dwc3@4000000 { >> @@ -746,4 +751,43 @@ >>               }; >>           }; >>       }; >> + >> +    dss: dss@04a00000 { >> +        compatible = "ti,am65x-dss"; >> +        reg =    <0x0 0x04a00000 0x0 0x1000>, /* common */ >> +            <0x0 0x04a02000 0x0 0x1000>, /* vidl1 */ >> +            <0x0 0x04a06000 0x0 0x1000>, /* vid */ >> +            <0x0 0x04a07000 0x0 0x1000>, /* ovr1 */ >> +            <0x0 0x04a08000 0x0 0x1000>, /* ovr2 */ >> +            <0x0 0x04a0a000 0x0 0x1000>, /* vp1 */ >> +            <0x0 0x04a0b000 0x0 0x1000>; /* vp2 */ >> +        reg-names = "common", "vidl1", "vid", >> +            "ovr1", "ovr2", "vp1", "vp2"; >> + >> +        ti,am65x-oldi-io-ctrl = <&dss_oldi_io_ctrl>; >> + >> +        power-domains = <&k3_pds 67 TI_SCI_PD_EXCLUSIVE>; >> + >> +        clocks =    <&k3_clks 67 1>, >> +                <&k3_clks 216 1>, >> +                <&k3_clks 67 2>; >> +        clock-names = "fck", "vp1", "vp2"; >> + >> +        /* >> +         * Set vp2 clk (DPI_1_IN_CLK) mux to PLL4 via >> +         * DIV1. See "Figure 12-3365. DSS Integration" >> +         * in AM65x TRM for details. >> +         */ >> +        assigned-clocks = <&k3_clks 67 2>; >> +        assigned-clock-parents = <&k3_clks 67 5>; >> + >> +        interrupts = ; >> + >> +        status = "disabled"; > > Any reason why the node is disabled? Are you planning to enable it somewhere later on, or is that > left for the user to do? It's enabled in board DT files or DT overlays which add a display and the DT graph for the connections. Having DSS driver probe without any displays is a waste of resources. Tomi -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki