Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   peng.fan@nxp.com
To:     shawnguo@kernel.org, s.hauer@pengutronix.de
Cc:     kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com,
        allison@lohutok.net, info@metux.net, Anson.Huang@nxp.com,
        leonard.crestez@nxp.com, git@andred.net, abel.vesa@nxp.com,
        ard.biesheuvel@linaro.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, Peng Fan <peng.fan@nxp.com>
Subject: [PATCH V2 0/3] ARM: imx: move cpu code to drivers/soc/imx
Date:   Wed, 29 Apr 2020 17:17:20 +0800
Message-Id: <1588151843-2133-1-git-send-email-peng.fan@nxp.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from localhost.localdomain (119.31.174.66) by SG2PR01CA0165.apcprd01.prod.exchangelabs.com (2603:1096:4:28::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.2958.19 via Frontend Transport; Wed, 29 Apr 2020 09:26:16 +0000
X-Mailer: git-send-email 2.7.4
X-Originating-IP: [119.31.174.66]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 7dafe83b-1d91-44d4-38c0-08d7ec1f60ae
X-MS-TrafficTypeDiagnostic: DB6PR0402MB2694:|DB6PR0402MB2694:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DB6PR0402MB2694D2F005A00430A417BC5788AD0@DB6PR0402MB2694.eurprd04.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:8882;
X-Forefront-PRVS: 03883BD916
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB6PR0402MB2760.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(366004)(396003)(376002)(346002)(136003)(39860400002)(956004)(2616005)(6666004)(8676002)(4326008)(86362001)(6506007)(69590400007)(5660300002)(66556008)(16526019)(66476007)(186003)(36756003)(52116002)(66946007)(9686003)(6486002)(6512007)(8936002)(478600001)(316002)(7416002)(966005)(2906002)(26005);DIR:OUT;SFP:1101;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: jcT/SezOR7ktVxi6fdjUaDREmF6fgnwRL1qGfyB/1Hrli3TQQO7qF4S5Uvk2SH6U48KeOWWz+8+4KXQXmWlryIGrN3uRSQaW5A/060DbWLhURiP3u7H5TJsklounnLN0a6ulyAotHjlG8Q/9Omj4t55P5UGrGWbXS/kuBXQbwOTxNAEiIgx+PW+4Gywrocmc9wkXXEPWt4ti5UFNcR/zS/SAcPHocCcvLqhAxSxj7EkEPxzDB5vRppBq1aqVuhyk68wiIU5EnV3fqnB054ybK2GQNPeLwXYqcSrYszmQD6oER7E6GVVgc941ZWEZG0uyaTRf8PYrtk4yf4+Xicid0F9+pK3ixtjxYY00xSTz0yogQCXlmEJ415/PPeAUS2h1z8R82rvI4QGEF/GbdtQRNIGzBB1IVTqt1zW0RDB1TKIbGjum5TNgEiH4nqeu0PIwXTatxea/JmZALIPoaahcfHwmulUrhVn5TLP+N12HWBsuDBuTSeN5HLKYeLU9hvEWPOWKRL4YwL/fjwTZvVXP+a7PtT0Tsaq7sg1ARTn5L3iBa62m+en9VPHQN+180zoJrrUsBVziV4pbCbU1hU5cpA==
X-MS-Exchange-AntiSpam-MessageData: 7tM8Zd93xgXjuV0rOSn12IV37UcTEGnE8PmwgINr8vGnjGaHMVlo/tp+z0C8BsGKjRhV9Lk+rDAdzw77i4eHCuDofgRxIoQsDvcKGGmREypuZr/NPRhtIt6kFEMxiiSm+gu8NT+zjp8fDOkZvzuFeRw6kmC8EHsHpp6uaaBrKnOoBT/Ll/kAx43cZq8z4FoTsb0qqdK4pkYdnCgpZedMDeBi0zgSDAVhcS45NaGAnS/sh+jTUbAMm3qW3i0r5aot6c+vgZj/q8jpkjnA13NDUjMhrKuwHXy/x2qrSxrvbm2XqbhcvvNbVvkhmG/xUexp8qs6J1Ka1qGo29FNP+EXP3DXXnaolGKiLI1M78BXsfGTR0lG1Phf6NQrwtDo3/nJh/7BDTm98jQn2/yeyNB3aJWfbd+m6Amm5dfkertDYJud0s9mqKY7FSATrPSUsDLPr/vMl7ad8Mq7qkZ0lmxLnoGfrSA983eqv7TQF0Ob+ZlPvodOyDW4X6ht+cMzUaASGVZTogvuwpm4gbke6L2vWzxU+AhdRuSJINZaN0t8P2Yp5y2hov2AQV4T4/kLEy5U2Vj+vwipiT74KLrAY0nO2K8+41P4WEmINzisMJQZl/dCgBlfLfci3PeB1jpxq0UK13Gn1yYZjcnLJUNBgDsEvFK2xRuR+da0mnDu5lZ7vz/sQNLQmhqpgF8DKNx71WxFyFsenjz0XTwWC8kCr14iIFLuPj05bjlxGgtXIefVC/uPTumsbjOJingM0V946HPF3wJ6XV2GxdJcvcy1G80TNSG5A7tJUkxmk0stlEVf30g=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 7dafe83b-1d91-44d4-38c0-08d7ec1f60ae
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2020 09:26:20.8995
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: L+jgCsH0C6rLSuir8auqYKmaNhq7e0FMq0dbDUTw6fHegmfeT893NZHpC76O7xlyB09amh/VHBX6oK4F5686Dw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB6PR0402MB2694
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Peng Fan <peng.fan@nxp.com>

V2:
 Keep i.MX1/2/3/5 cpu type for completness
 Correct return value in patch 1/3
 use CONFIG_ARM to guard compile soc-imx.c in patch 3/3

V1:
https://patchwork.kernel.org/cover/11433689/
RFC version :
https://patchwork.kernel.org/cover/11336433/

Nothing changed in v1, just rename to formal patches

Shawn,
 The original concern has been eliminated in RFC discussion,
 so this patchset is ready to be in next.
Thanks.

Follow i.MX8, move the soc device register code to drivers/soc/imx
to simplify arch/arm/mach-imx/cpu.c

I planned to use similar logic as soc-imx8m.c to restructure soc-imx.c
and merged the two files into one. But not sure, so still keep
the logic in cpu.c.

There is one change is the platform devices are not under
/sys/devices/soc0 after patch 1/4. Actually ARM64 platform
devices are not under /sys/devices/soc0, such as i.MX8/8M.
So it should not hurt to let the platform devices under platform dir.

Peng Fan (3):
  ARM: imx: use device_initcall for imx_soc_device_init
  ARM: imx: move cpu definitions into a header
  soc: imx: move cpu code to drivers/soc/imx

 arch/arm/mach-imx/common.h       |   1 -
 arch/arm/mach-imx/cpu.c          | 159 -----------------------------------
 arch/arm/mach-imx/mach-imx6q.c   |   8 +-
 arch/arm/mach-imx/mach-imx6sl.c  |   8 +-
 arch/arm/mach-imx/mach-imx6sx.c  |   8 +-
 arch/arm/mach-imx/mach-imx6ul.c  |   8 +-
 arch/arm/mach-imx/mach-imx7d.c   |   6 --
 arch/arm/mach-imx/mach-imx7ulp.c |   2 +-
 arch/arm/mach-imx/mxc.h          |  22 +----
 drivers/soc/imx/Makefile         |   3 +
 drivers/soc/imx/soc-imx.c        | 176 +++++++++++++++++++++++++++++++++++++++
 include/soc/imx/cpu.h            |  30 +++++++
 12 files changed, 215 insertions(+), 216 deletions(-)
 create mode 100644 drivers/soc/imx/soc-imx.c
 create mode 100644 include/soc/imx/cpu.h

-- 
2.16.4