Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1035672ybz; Wed, 29 Apr 2020 13:50:11 -0700 (PDT) X-Google-Smtp-Source: APiQypLkPgC73ofUJ71guZ122gXTQBgAcSHq223lFv5qlyHwF2Z5hHHYELHjXrRlrk9OU9jfspw1 X-Received: by 2002:a05:6402:686:: with SMTP id f6mr4442276edy.136.1588193410820; Wed, 29 Apr 2020 13:50:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588193410; cv=none; d=google.com; s=arc-20160816; b=zDXZ5+rMIYqJqv40gZIRIWzwqxjXwPa1tqqVrUfr3IpZ0j1SBLmsCMFS/7vGKEB/Db EMR1R+iFAIbMkXpjzNREMCkgu7VAiy27W6uuVAR6LkRCx2X4IrhBNlnL+tYJYlyLHDqG 0tr5eJVpjO7Rqa35MEM5BfjVidqZIaJL+kuF6Aby0/mLF5zJZeY9rgChG9JbTQRmBBvC kLAgVhGFfYLgsdhebKsfScaAFooUJvMmLjYpKkYTvEQF9ultiPvcoZNkfIzvxllpJTQ8 iC3fX163vIzeW0+nnpIhYFaUtwvvYho93g6qYXLLRa2TZMTJlLNhUiIwCi/oAy9nD/Rr 0J8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=kJbBGZRjmqEBLuWf53Xjw+z+8SqT+KKJaCeaspaWjwg=; b=xmnEy11poZypd3adqqYaCFXzlIfQdJv2v1c8MxPPpQ3smxGoFW8BKdiwoLLz5WAD9j h4SyxFd6QGNOi2PbbuNx3lG/TMTZf/a0XNSZGkmUfeZv32pTW90KMkAssiv+iOAK3SSB 855UnaSoXpUDAc4uqI/+8EwRe11v91rlG1wo6DG87TOl+k4iK1FMqljmbOtYBUdwv/9C uDUsqn2QNnG99Qplrka6vu4ikMKz5k56axHyKGA2GYZxItaV9KlXohDaL45fFzxwFjas UbpPFyUSh2ZKUB9CUgI9RbnckpEX9zw6sT0nxzneJmexWEB69x5+SvB6o571Ebregl1A zWkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@plaes.org header.s=mail header.b="hk/9t7lg"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s16si4549089ejr.170.2020.04.29.13.49.47; Wed, 29 Apr 2020 13:50:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@plaes.org header.s=mail header.b="hk/9t7lg"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727794AbgD2Uqw (ORCPT + 99 others); Wed, 29 Apr 2020 16:46:52 -0400 Received: from plaes.org ([188.166.43.21]:35014 "EHLO plaes.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727027AbgD2Uqv (ORCPT ); Wed, 29 Apr 2020 16:46:51 -0400 Received: from localhost (unknown [IPv6:2001:1530:1000:d397:940e:6b9e:3deb:3]) by plaes.org (Postfix) with ESMTPSA id 8259C40020; Wed, 29 Apr 2020 20:46:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=plaes.org; s=mail; t=1588193178; bh=Rqs4HjYcziWdoELVeMyrIuXF1YyfE34PXc+elobZQps=; h=From:To:Cc:Subject:Date:From; b=hk/9t7lgfmJHTxXPfraMm8glNpLJjruhcgVLxCg+WeYERuAqjqsEgY4SBIrC2UgJg aMqL3gounEr6LZcNMNSXqtMlkkHoka0CH+yG0F8G7OjCdYB1qMHbSrHIwhE28coN6e oskYJmr734Hd7fm+p3ih2cj4TuZLklnnpyRLPrIe6vXifYU0/7n1GWQtQRwLpJnFIj BV5pGrKa3BL8TKh10ZjEQO8jqT1gP+oRvbPLDi306XjHb1xgGs8mqHKrkD77ASJ/TC idigqFGCLqhCyJVFcsxU+kjR2xD/3H/D0DM4cVbjkQuWGlmmwOqfVO+BRUfT+7JsB8 aH5uFMc4SarWw== From: Priit Laes To: Maxime Ripard , Chen-Yu Tsai , Rob Herring , linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-sunxi@googlegroups.com Cc: Priit Laes Subject: [PATCH v2 0/6] ARM: sunxi: Convert A20/A31 GMAC driver to use CCU Date: Wed, 29 Apr 2020 23:46:06 +0300 Message-Id: <20200429204612.31883-1-plaes@plaes.org> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This serie converts Allwinner A20 and A31 GMAC driver to CCU while still retaining compatibility with existing devicetrees. This patchset touches 3 areas: - sun7i and sun6i CCUs now set up regmap to allow dwmac-sunxi driver to properly access the GMAC clock register. - dwmac-sunxi can now handle syscon-based clock register to handle clock itself. - sun7i and sun6i devicetrees are converted to use the new syscon-based access. Changes since v1: * Use CLK_OF_DECLARE_DRIVER to make it possible to probe again and set up regmap using platform device probe. * Clarify the meaning of "legacy" in dwmac-sunxi driver. * Make sure we don't mess with the RX/TX delay settings when updating clock registers. * Update devicetree bindings * Add sun6i-A31 support. (not tested due to lack of hardware) Priit Laes (6): clk: sunxi-ng: a20: Register regmap for sun7i CCU clk: sunxi-ng: a31: Register regmap for sun6i CCU net: stmmac: dwmac-sunxi: Implement syscon-based clock handling dt-bindings: net: sun7i-gmac: Add syscon support ARM: dts: sun7i: Use syscon-based implementation for gmac ARM: dts: sun6i: Use syscon-based implementation for gmac .../net/allwinner,sun7i-a20-gmac.yaml | 15 +- arch/arm/boot/dts/sun6i-a31.dtsi | 35 +---- arch/arm/boot/dts/sun7i-a20.dtsi | 36 +---- drivers/clk/sunxi-ng/ccu-sun4i-a10.c | 60 +++++++- drivers/clk/sunxi-ng/ccu-sun6i-a31.c | 60 +++++++- .../net/ethernet/stmicro/stmmac/dwmac-sunxi.c | 130 ++++++++++++++++-- 6 files changed, 258 insertions(+), 78 deletions(-) -- 2.26.2