Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1099307ybz; Wed, 29 Apr 2020 15:03:54 -0700 (PDT) X-Google-Smtp-Source: APiQypK/yta/5CUnLZbAmF1vfr+ZlYss6m2KY6SlXam8srRpIH0d6U68i6kLWi/VhgcjfRsnF79j X-Received: by 2002:a50:c60c:: with SMTP id k12mr86483edg.111.1588197834533; Wed, 29 Apr 2020 15:03:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588197834; cv=none; d=google.com; s=arc-20160816; b=w86WUFM0aeWh78I+RbXbTU5nSpKVEy3gDqT54SJqU1I6TVpzzgE0tB93ywzUb6/IUN xa1ii4pPzBHB83PKFE/obyhyqLhoR9hZRq1waaeBxBEy4+EW0wvyqGEnTL8DP10Ki9BZ dU0CGV82QbXe5lzCmw0d8yGMpRZcj0v2A3qtddkBI6kubZCedGMtjq2IveJlgq91AV7r nzf+flrMDmdm5IZoLz+aIAIHrE72bShbLEw/q9tO3oKlt0cKZaVCh5K4edBEVkoeFw/e H6Ku8u7Lozg9t+ABUySAQv255C0RwscaE843MxjXAgfkzCdBFbXDukU66kmUnmfqP8hM DUyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=GV8PvqJFnC/1EZ3r4ZyEQSPyzV57AeHLs7Ce5VuwMWI=; b=PfUJXQjr6UTBxql1t9aThL8ZbSj/L6y8bZO9Plg7iur76nOslAe3HpYnu3BSTmu4h7 7W+fUb+AzqH1VeQJarvGw2mQIMwpd1TKRfaqz7NG/vDc6B5f/6vHJ49N5j07jYGt6iNg 4ts4zHTvYdZj9Eb8YAj/6+LVAWMxvUtNl39Gq+gqs5gS4EJ2nIomkH4vxKPl8Z/PFVpA iL8HuavJCnCpv9F5soF7pSbDLZGqndHVwKttF0GeJdF5//yKlwip2kIY2gnjg/PSGglJ xVyExlGfdEqV8W3yvQ3mGoRz9VjoWsDwTE9R7SiIDD/XbMtfbWrpO/3OBeFL4+eEg+rU rKcQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y21si4417492ejq.259.2020.04.29.15.03.31; Wed, 29 Apr 2020 15:03:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728227AbgD2V7J (ORCPT + 99 others); Wed, 29 Apr 2020 17:59:09 -0400 Received: from relmlor1.renesas.com ([210.160.252.171]:8434 "EHLO relmlie5.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726935AbgD2V7H (ORCPT ); Wed, 29 Apr 2020 17:59:07 -0400 X-IronPort-AV: E=Sophos;i="5.73,333,1583161200"; d="scan'208";a="46009266" Received: from unknown (HELO relmlir6.idc.renesas.com) ([10.200.68.152]) by relmlie5.idc.renesas.com with ESMTP; 30 Apr 2020 06:59:06 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir6.idc.renesas.com (Postfix) with ESMTP id 63E2C40ECBAC; Thu, 30 Apr 2020 06:59:02 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Vinod Koul , Linus Walleij , Bartosz Golaszewski , Thomas Gleixner , Jason Cooper , Marc Zyngier , Greg Kroah-Hartman , Russell King Cc: Lad Prabhakar , devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, dmaengine@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Lad Prabhakar Subject: [PATCH 18/18] ARM: dts: r8a7742: Add GPIO support Date: Wed, 29 Apr 2020 22:56:55 +0100 Message-Id: <1588197415-13747-19-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1588197415-13747-1-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <1588197415-13747-1-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Describe GPIO blocks in the R8A7742 device tree. Signed-off-by: Lad Prabhakar Reviewed-by: Marian-Cristian Rotariu --- arch/arm/boot/dts/r8a7742.dtsi | 36 ++++++++++++++++++++++++++++++------ 1 file changed, 30 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi index 5305214..3901c63 100644 --- a/arch/arm/boot/dts/r8a7742.dtsi +++ b/arch/arm/boot/dts/r8a7742.dtsi @@ -249,66 +249,90 @@ compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6050000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 0 32>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 912>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 912>; }; gpio1: gpio@e6051000 { compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6051000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 32 30>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 911>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 911>; }; gpio2: gpio@e6052000 { compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6052000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 64 30>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 910>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 910>; }; gpio3: gpio@e6053000 { compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6053000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 96 32>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 909>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 909>; }; gpio4: gpio@e6054000 { compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6054000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 128 32>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 908>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 908>; }; gpio5: gpio@e6055000 { compatible = "renesas,gpio-r8a7742", "renesas,rcar-gen2-gpio"; reg = <0 0xe6055000 0 0x50>; + interrupts = ; #gpio-cells = <2>; gpio-controller; + gpio-ranges = <&pfc 0 160 32>; #interrupt-cells = <2>; interrupt-controller; - /* placeholder */ + clocks = <&cpg CPG_MOD 907>; + power-domains = <&sysc R8A7742_PD_ALWAYS_ON>; + resets = <&cpg 907>; }; pfc: pin-controller@e6060000 { -- 2.7.4