Received: by 2002:a25:1985:0:0:0:0:0 with SMTP id 127csp1613651ybz; Thu, 30 Apr 2020 02:26:29 -0700 (PDT) X-Google-Smtp-Source: APiQypLg5dQ551o9wgfgj35M03h+D8yzJSjZ2L42WBz9H//GjKCoN6hqKlCHlTDLek3IuCSblTKE X-Received: by 2002:aa7:c40c:: with SMTP id j12mr1647103edq.169.1588238789078; Thu, 30 Apr 2020 02:26:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588238789; cv=none; d=google.com; s=arc-20160816; b=BxsNUYD/2qDiW5l2/xyxY7Tg7ItTehArsBVvBi1dM8yPAayzOZXrCz2K2tyMyxhvaI 8eb4UMKEVNip0vhg+ncVigmsBntidkO32xqrYK39EKcHZQ5p5UKNiXWF9aUXPUHzUkj3 WtIWSVyT30WEVqNpkdoPeUOb5IMPkqTafclhLknCqJJfIyXS62pK5FpAfdM77fC9tO+P o36TcjAnpJ+DlGewf3ZxtYB6HNSR33LqzBXEMUzPtBW7H5Owsq4i8zLPu/Q+YdGsH2F1 5s3oCwnwbOVw12A5v/ez5afIk/+5pZspi9h9WIqAQBlK0jS5X5uHKm+rnGPBiN2jZIjK bobA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=t0BQ4hE7MoNRsfpwO23CR7xZfc4gu8lSlJj+BbmkoVs=; b=YxfF65ZNreEMs3/pbDpfu7sE9pOqbtLrx1Kk/57hg7PLzugMQu0awCI1iyFwEZQ9ZP aaS83ddLbcKaXqKe7KlIei16dJa+I+dumW4/x0l7SLQ/RSYHbWhhEJxHxpswFOPCy8GQ XxVvo7jfrePtQaJuP7nWxjxZtxVu/sTnN8ivMbpgdLmA7Nijs/MNTJe+mb7Q0z0CXBXq 5Ri9vu32ehWxzy6qnQmuR+y6pavUIjrlfX4FvhQr9euUMLn3N+Cy012XF7erFYRY7TFy at6ORU+pWtbiKR6R5zyygia7WJtgmMhttJjjWWJqrfbU+9Y0S+Fn+F4ArzgzjS0+CVeE yfQw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=hn6qTe5U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s8si5414296edr.485.2020.04.30.02.26.02; Thu, 30 Apr 2020 02:26:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=hn6qTe5U; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726427AbgD3JYI (ORCPT + 99 others); Thu, 30 Apr 2020 05:24:08 -0400 Received: from mail.kernel.org ([198.145.29.99]:51370 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726127AbgD3JYI (ORCPT ); Thu, 30 Apr 2020 05:24:08 -0400 Received: from localhost (unknown [122.182.217.38]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 2B12F2137B; Thu, 30 Apr 2020 09:24:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1588238647; bh=nKUeUMluq/oQnrmCxPNikkHoRlzc57C1yPNEqExU9eI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=hn6qTe5UzILAKkegNQcUp8BSIdBrMGRPBp6ostyjnLE9cd3IrGEFbI7EpnJSo01F5 G8EqYSBpXPoquyjWiLraMS8mSZQqHVbVr+yhehuQr7Z5aC2sSlfQDsx3F4aHmPB3qy UZl0Cwx2mwg9VV6X6Yf0wLV3mbjIQsvi70Y7olik= Date: Thu, 30 Apr 2020 14:53:58 +0530 From: Vinod Koul To: Manivannan Sadhasivam Cc: agross@kernel.org, bjorn.andersson@linaro.org, robh+dt@kernel.org, jassisinghbrar@gmail.com, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Venkata Narendra Kumar Gutta , Raghavendra Rao Ananta Subject: Re: [PATCH 2/2] soc: qcom: ipcc: Add support for IPCC controller Message-ID: <20200430092358.GI948789@vkoul-mobl.Dlink> References: <20200430063054.18879-1-manivannan.sadhasivam@linaro.org> <20200430063054.18879-2-manivannan.sadhasivam@linaro.org> <20200430072448.GF948789@vkoul-mobl.Dlink> <20200430090247.GC9449@Mani-XPS-13-9360> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200430090247.GC9449@Mani-XPS-13-9360> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 30-04-20, 14:32, Manivannan Sadhasivam wrote: > Hi, > > On Thu, Apr 30, 2020 at 12:54:48PM +0530, Vinod Koul wrote: > > On 30-04-20, 12:00, Manivannan Sadhasivam wrote: > > > > > +#define IPCC_SIGNAL_ID_MASK GENMASK(15, 0) > > > +#define IPCC_CLIENT_ID_MASK GENMASK(31, 16) > > > +#define IPCC_CLIENT_ID_SHIFT 16 > > > + > > > +#define IPCC_NO_PENDING_IRQ 0xffffffff > > > > Why not GENMASK(31, 0) > > > > Hmm, I usually use GENMASK for mask defines. But yeah it can be used here. Well the idea behind genmask was to avoid coding mistakes which sounds apt here as well :) > > > > +static struct qcom_ipcc_proto_data *ipcc_proto_data; > > > > why do we need a global which is used only once. > > > > Ah, that's a left over. Will remove it. > > > > +static void qcom_ipcc_mask_irq(struct irq_data *irqd) > > > +{ > > > + struct qcom_ipcc_proto_data *proto_data; > > > + irq_hw_number_t hwirq = irqd_to_hwirq(irqd); > > > + u16 sender_client_id = qcom_ipcc_get_client_id(hwirq); > > > + u16 sender_signal_id = qcom_ipcc_get_signal_id(hwirq); > > > > last three are used for debug log, fn can be much simpler if we get rid > > of noise.. Do we really need this to be production :) > > > > This is for debugging the production systems, that's why dev_dbg. So I don't > consider it as a noise :) This in an irq chip, the debug code is much more than actual function! Anyone who wants to debug can add these lines :) > > > + proto_data = irq_data_get_irq_chip_data(irqd); > > > + > > > + dev_dbg(proto_data->dev, > > > + "Disabling interrupts for: client_id: %u; signal_id: %u\n", > > > + sender_client_id, sender_signal_id); > > > + > > > + writel(hwirq, proto_data->base + IPCC_REG_RECV_SIGNAL_DISABLE); > > > +} > > > + > > > +static void qcom_ipcc_unmask_irq(struct irq_data *irqd) > > > +{ > > > + struct qcom_ipcc_proto_data *proto_data; > > > + irq_hw_number_t hwirq = irqd_to_hwirq(irqd); > > > + u16 sender_client_id = qcom_ipcc_get_client_id(hwirq); > > > + u16 sender_signal_id = qcom_ipcc_get_signal_id(hwirq); > > > > here as well > > > > > +static int qcom_ipcc_domain_xlate(struct irq_domain *d, > > > + struct device_node *node, const u32 *intspec, > > > + unsigned int intsize, > > > + unsigned long *out_hwirq, > > > + unsigned int *out_type) > > > > pls align these to match open parenthesis > > > > It is aligned. Perhaps diff is showing it as mangled due to ignoring > whitespaces? Not sure, even checkpatch seems to think so > > > > +static int qcom_ipcc_setup_mbox(struct qcom_ipcc_proto_data *proto_data, > > > + struct device_node *controller_dn) > > > +{ > > > + struct mbox_controller *mbox; > > > + struct device_node *client_dn; > > > + struct device *dev = proto_data->dev; > > > + struct of_phandle_args curr_ph; > > > + int i, j, ret; > > > + int num_chans = 0; > > > + > > > + /* > > > + * Find out the number of clients interested in this mailbox > > > + * and create channels accordingly. > > > + */ > > > + for_each_node_with_property(client_dn, "mboxes") { > > > + if (!of_device_is_available(client_dn)) > > > + continue; > > > + i = of_count_phandle_with_args(client_dn, > > > + "mboxes", "#mbox-cells"); > > > + for (j = 0; j < i; j++) { > > > + ret = of_parse_phandle_with_args(client_dn, "mboxes", > > > + "#mbox-cells", j, > > > + &curr_ph); > > > > this sounds like something DT should do, not drivers :) > > > > Right. This is design discussion I'd like to have. Currently the driver checks > the DT and allocates the total number of mbox channels. But I think the more > cleaner way would be to have this driver allocating fixed number of channels > statically and let the clients use it. Sorry my point was about code of checking mboxes and #mbox-cells, these seems generic enough and could be moved into of core code :) But I think making fixed number of channels should not be done if DT can provide this information. > Maybe Raghavendra/Venkat can comment here? > > > > +static int qcom_ipcc_probe(struct platform_device *pdev) > > > +{ > > > + struct qcom_ipcc_proto_data *proto_data; > > > + int ret; > > > + > > > + proto_data = devm_kzalloc(&pdev->dev, sizeof(*proto_data), GFP_KERNEL); > > > + if (!proto_data) > > > + return -ENOMEM; > > > + > > > + ipcc_proto_data = proto_data; > > > + proto_data->dev = &pdev->dev; > > > + > > > + proto_data->base = devm_platform_ioremap_resource(pdev, 0); > > > + if (IS_ERR(proto_data->base)) { > > > + dev_err(&pdev->dev, "Failed to ioremap the ipcc base addr\n"); > > > + return PTR_ERR(proto_data->base); > > > + } > > > + > > > + proto_data->irq = platform_get_irq(pdev, 0); > > > + if (proto_data->irq < 0) { > > > + dev_err(&pdev->dev, "Failed to get the IRQ\n"); > > > + return proto_data->irq; > > > + } > > > + > > > + /* Perform a SW reset on this client's protocol state */ > > > + writel(0x1, proto_data->base + IPCC_REG_CLIENT_CLEAR); > > > + > > > + proto_data->irq_domain = irq_domain_add_tree(pdev->dev.of_node, > > > + &qcom_ipcc_irq_ops, > > > + proto_data); > > > + if (!proto_data->irq_domain) { > > > + dev_err(&pdev->dev, "Failed to add irq_domain\n"); > > > + return -ENOMEM; > > > + } > > > + > > > + ret = qcom_ipcc_setup_mbox(proto_data, pdev->dev.of_node); > > > + if (ret) { > > > + dev_err(&pdev->dev, "Failed to create mailbox\n"); > > > + goto err_mbox; > > > + } > > > + > > > + ret = devm_request_irq(&pdev->dev, proto_data->irq, qcom_ipcc_irq_fn, > > > + IRQF_TRIGGER_HIGH, "ipcc", proto_data); > > > + if (ret < 0) { > > > + dev_err(&pdev->dev, "Failed to register the irq: %d\n", ret); > > > > Should the qcom_ipcc_setup_mbox() not be unroller here? > > qcom_ipcc_setup_mbox() uses devm_ API for registering mbox controller. So what > is the issue? Ah missed the devm parts, i think no unroll required here > > > + goto err_mbox; > > > + } > > > + > > > + enable_irq_wake(proto_data->irq); > > > + platform_set_drvdata(pdev, proto_data); > > > + > > > + return 0; > > > + > > > +err_mbox: > > > + irq_domain_remove(proto_data->irq_domain); > > > + > > > + return ret; > > > +} > > > + > > > +static int qcom_ipcc_remove(struct platform_device *pdev) > > > +{ > > > + struct qcom_ipcc_proto_data *proto_data = platform_get_drvdata(pdev); > > > + > > > + disable_irq_wake(proto_data->irq); > > > + irq_domain_remove(proto_data->irq_domain); > > > > So you are calling this when your isr is active, we have possibility of > > race here. This function come with a warning: > > "The caller must ensure that all mappings within the domain have been disposed" > > I thought it is not required since most of the interrupt controller drivers > don't do it. But checked with Marc Zyngier and he suggested to dispose the > mapping as that's the good practice. The usual pattern is an interrupt > controller is not built as a module and the assumption is it lives forever. > > But one issue here is, currently we don't know the allocated irqs (in specific > hw irq numbers) as we don't create the mapping. It gets created when a client > calls platform_get_irq(). In the irq handler, we just read the current hw irq > number from a register. So, if we want to dispose the mapping then we need to > track the allocated irqs. Else we need to create the mapping for all possible > clients in this driver itself. I'm not sure which one is preferred. > > Maybe Bjorn/qcom folks can comment what is preferred here? Maybe this should also be lives forever cases then! :) -- ~Vinod