Received: by 2002:a25:23cc:0:0:0:0:0 with SMTP id j195csp1518561ybj; Tue, 5 May 2020 23:28:50 -0700 (PDT) X-Google-Smtp-Source: APiQypLxTdsgAcweJx1w9JrBOUQN7HOXVrOKBWcNtLHM/0ubAc5Mn03GU1CKSbZKJWqfTs+3S5sX X-Received: by 2002:a17:906:bfc9:: with SMTP id us9mr5647560ejb.84.1588746529903; Tue, 05 May 2020 23:28:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588746529; cv=none; d=google.com; s=arc-20160816; b=kt41ygBicaZPMJdjY3NYpP/+KouYuMeXyJU9FK/9IpEUqf43DAcFdMsU0cxYtQLjgv DOkh51RuvNzaIrZNVbxMGJWgSxgh7n4U1B82Kwl1IgnPaNm5ql5zdjcbBBGo6DW9CsM6 exxKP2/U3QdeMxStZ8CTode/sjpajiupHnMvHhwrgGKuQ5UxY4eoiSWa27pQaLH5NQC+ oILZ6xee8/IzLIj7E0uxMDdtE3zm5xi8UP8KsPUd3CpUZ8oDvQQ+bKS2vBWhH3wu98qi 9VQGyp2U7k2AE1bh5QtpSqconyNo4PienkaJ+xNrM81x2xU0YXyFRonll3NM0iNk3OGf hypg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=r7GDOB4KUTMAbqLQjSRn2Yp8VhPGDy0fV6+iumq7awY=; b=jOsYJeRw8kHLIHWoPCviNC1i9hy4uCG0e3oqkDsQukECEYZi+6D0Cgb80Jd8s9v4n2 UBJZSf/F31eVq52GKAqg51bfA7DLRhIj+IY8BqspxYCq4PyvixK9NPHbYTgq901tXPup pnLgNhhIeuTiojijCsS5rXLwHZ2NhARJxQX8T4p2QSeDBcsEnGwxbsDlmaLfcAqDj0e1 Gm/txshp+UURSQwa++WCqCz7cfZU4LDs4vs63+KBFcOGY5kcDWNSaUzFeXZsK17KubDU qOJottZyHZYFkIKY9OSD0mLiQMxHVc5MRyl2tY9rg4CcVRl0E8R1W8bNPt73BwmrJoDu hgCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jBpcEW5l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m26si752027edj.174.2020.05.05.23.28.27; Tue, 05 May 2020 23:28:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jBpcEW5l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727812AbgEFG1M (ORCPT + 99 others); Wed, 6 May 2020 02:27:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59452 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725882AbgEFG1M (ORCPT ); Wed, 6 May 2020 02:27:12 -0400 Received: from mail-pf1-x444.google.com (mail-pf1-x444.google.com [IPv6:2607:f8b0:4864:20::444]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E38EAC061A0F; Tue, 5 May 2020 23:27:11 -0700 (PDT) Received: by mail-pf1-x444.google.com with SMTP id y25so502624pfn.5; Tue, 05 May 2020 23:27:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=r7GDOB4KUTMAbqLQjSRn2Yp8VhPGDy0fV6+iumq7awY=; b=jBpcEW5lr69j9so5i/oJ4oaQlk3dKCoXXc4idlY97rLzzTIBuu6I2lueaxazBcscmw uU5TBTArJH2JBLJUjne0pDUBnrOHBiVV4ybEaXaTvsuYwDK+KfX1z/H1KBnud0jM9qWG q7IUENdQXz2f8ADzBXN3nJq/dHGNAJwwYb5X6zJUe9KRj7NwtUn0Cq42W26PcHRpQzxp LWMIZO0BNiCsHKNW8qzocWLdkF04vvq7YqHCwG4rB5EbKZ1hRBCeSU1r7B03B2FTUXg3 EtpO2mKOlZ2kj2//fxGhcw1tK6qd0vTMckQmLA7gzuN5Cw+VdKDDRm/K893UqpOvbNn0 baWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=r7GDOB4KUTMAbqLQjSRn2Yp8VhPGDy0fV6+iumq7awY=; b=UwVwCkcbWd5bYY5SZe5JV6EzJNJHzj1ZeT/eTGtl0In45EqBPEiQ/5HCiU9NNhp0Uk s3gR8c7grqZzGYp6sw6q/mGIniJJL+s4lUlAOTeCkMNdnXbbWrWhJUJhqUcBpjdVn3oE AW6Nrfjx7n0EdoNQSBH0rgY68Fve7w71/me3sjTnr0VTsuVS/T2ezCASZSKJUBtMK1gl /0n9p+Q/ATrXBSlgITmx0GC2AZjrKjdP2+ajiVuwBRz0HdUapsycDus1AZs9PRJ/tZea MTFovlihAlzxumUxvPbxVdxXoL1ZL9M+Y/cKJ6SeIwcVP/CQRV+vcpvhNhzJWo22NRLH 1b5Q== X-Gm-Message-State: AGi0PuYS2D1Ggbeoozw2nJ9MntbAdKKeopT0DR4BA86KQI4Uy34ikpQp l1PFf71uNqJWzrox4pfl270= X-Received: by 2002:a63:7214:: with SMTP id n20mr5948835pgc.437.1588746431402; Tue, 05 May 2020 23:27:11 -0700 (PDT) Received: from fmin-OptiPlex-7060.nreal.work ([103.206.190.146]) by smtp.gmail.com with ESMTPSA id b140sm752399pfb.119.2020.05.05.23.27.08 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 05 May 2020 23:27:11 -0700 (PDT) From: dillon.minfei@gmail.com To: alexandre.torgue@st.com, robh+dt@kernel.org, mcoquelin.stm32@gmail.com, sam@ravnborg.org Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, dillon min Subject: [PATCH 1/4] ARM: dts: stm32: Add drm panel ili9341 support for stm32f429-disco board Date: Wed, 6 May 2020 14:27:06 +0800 Message-Id: <1588746426-30979-1-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: dillon min 1, add stm32f429-disco ltdc pins mux config 2, add ltdc nodes pinned with ili9341 3, add spi5 node Signed-off-by: dillon min --- arch/arm/boot/dts/stm32f4-pinctrl.dtsi | 67 ++++++++++++++++++++++++++++++++++ arch/arm/boot/dts/stm32f429-disco.dts | 40 ++++++++++++++++++++ 2 files changed, 107 insertions(+) diff --git a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi index 392fa14..0eb107f 100644 --- a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi @@ -316,6 +316,73 @@ }; }; + ltdc_pins_f429_disco: ltdc-1 { + pins { + pinmux = , + /* LCD_HSYNC */ + , + /* LCD_VSYNC */ + , + /* LCD_CLK */ + , + /* LCD_R2 */ + , + /* LCD_R3 */ + , + /* LCD_R4 */ + , + /* LCD_R5 */ + , + /* LCD_R6*/ + , + /* LCD_R7 */ + , + /* LCD_G2 */ + , + /* LCD_G3 */ + , + /* LCD_G4 */ + , + /* LCD_B2 */ + , + /* LCD_B3*/ + , + /* LCD_G5 */ + , + /* LCD_G6 */ + , + /* LCD_G7 */ + , + /* LCD_B4 */ + , + /* LCD_B5 */ + , + /* LCD_B6 */ + , + /* LCD_B7 */ + ; + /* LCD_DE */ + slew-rate = <2>; + }; + }; + + spi5_pins: spi5-0 { + pins1 { + pinmux = , + /* SPI5_CLK */ + ; + /* SPI5_MOSI */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + pins2 { + pinmux = ; + /* SPI5_MISO */ + bias-disable; + }; + }; + dcmi_pins: dcmi-0 { pins { pinmux = , /* DCMI_HSYNC */ diff --git a/arch/arm/boot/dts/stm32f429-disco.dts b/arch/arm/boot/dts/stm32f429-disco.dts index 30c0f67..3aadddb 100644 --- a/arch/arm/boot/dts/stm32f429-disco.dts +++ b/arch/arm/boot/dts/stm32f429-disco.dts @@ -49,6 +49,8 @@ #include "stm32f429.dtsi" #include "stm32f429-pinctrl.dtsi" #include +#include +#include / { model = "STMicroelectronics STM32F429i-DISCO board"; @@ -127,3 +129,41 @@ pinctrl-names = "default"; status = "okay"; }; + +<dc { + status = "okay"; + pinctrl-0 = <<dc_pins_f429_disco>; + pinctrl-names = "default"; + + port { + ltdc_out_rgb: endpoint { + remote-endpoint = <&panel_in_rgb>; + }; + }; +}; + +&spi5 { + status = "okay"; + pinctrl-0 = <&spi5_pins>; + pinctrl-names = "default"; + #address-cells = <1>; + #size-cells = <0>; + cs-gpios = <&gpioc 2 GPIO_ACTIVE_LOW>; + dmas = <&dma2 3 2 0x400 0x0>, + <&dma2 4 2 0x400 0x0>; + dma-names = "rx", "tx"; + display: display@0{ + /* Connect panel-ilitek-9341 to ltdc */ + compatible = "stm32f429-disco,ltdc-panel", "ilitek,ili9341"; + reg = <0>; + spi-3wire; + spi-max-frequency = <10000000>; + dc-gpios = <&gpiod 13 0>; + port { + panel_in_rgb: endpoint { + remote-endpoint = <<dc_out_rgb>; + }; + }; + }; +}; + -- 2.7.4