Received: by 2002:a25:23cc:0:0:0:0:0 with SMTP id j195csp909106ybj; Thu, 7 May 2020 10:17:13 -0700 (PDT) X-Google-Smtp-Source: APiQypLzBN7nLQQAv7bBowbMco+OA5xB4pgcJZGCCUoKHEo8udwsUs8BS0bSEOlpdklwC44ZkC9Q X-Received: by 2002:a05:6402:b2a:: with SMTP id bo10mr13434985edb.366.1588871833777; Thu, 07 May 2020 10:17:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588871833; cv=none; d=google.com; s=arc-20160816; b=MKJs/YEsllQR1/BMyXHzSngOoM+9NnBgZVCvEGgFo/k8H+syLOnbgu/ElANW2cOE6C 7Fdm7+AYNvTu4vxExVEDFTgHYMyUy8TX6KkUZD8ap7yj0bvrlv8GI+ZfsdKd/nzv/oJN sW+aXTTuVgzPKdrrpFJrJvJJXT8AzFZfrPJIV/EuZtL8nyJx4H81OVlBXQSF3IbUs1lW RTvTeihUEPQj4KCkW4OBroKuJ4PSR0AuXvQlCaGaGFqWq+egud3gLyJjfhUxNOnnVmgM VeY9Sb05ZROc81KFyT6leV5cdiZCcVkBlbX1awOX0JzT9nncy57hVuSGLxrFrvoEcjGI brdw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=R27Gpgh7B5dwFbDQAfO1wWWnQgVGTr3tvlkkqs4lRsk=; b=Z/i3I+4i2ZdgGaQeHgsv7TjjB3aUtEYDZhVSNJrDCCJv1iphgvTY5RqMXcEjyWVj9N G4nLcUzY0n/DH+Ea6K+DYHGbJeE7pDidOJG4NiC5bcuOCURUUJC48mlp1rVB/ry+OqpL WPyL43yWJyFcAWTI9cVjeXkyB7aux3TinoiC9iTZ4Np5r59S5E4sh8RB8UwIxsLz/2Bt 8uCjcwwHVYYyeQEeRBFgxyjlGPPT9KXbqvRjQCNsAuvzAxacRpf0HDbtax/4bU2RBLRc wCpxb/oFE+e/RcXIhWaK+fPFPhHhtsJzFfNpPADJlWAmMl54QhrsBPLICxFeC8pIcWGJ 4W1Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t5si3516410edq.384.2020.05.07.10.16.47; Thu, 07 May 2020 10:17:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726908AbgEGRO2 (ORCPT + 99 others); Thu, 7 May 2020 13:14:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46828 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725949AbgEGRO1 (ORCPT ); Thu, 7 May 2020 13:14:27 -0400 Received: from Galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A5765C05BD43 for ; Thu, 7 May 2020 10:14:27 -0700 (PDT) Received: from p5de0bf0b.dip0.t-ipconnect.de ([93.224.191.11] helo=nanos.tec.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1jWk5x-0001Cu-3r; Thu, 07 May 2020 19:14:01 +0200 Received: by nanos.tec.linutronix.de (Postfix, from userid 1000) id 6A472102652; Thu, 7 May 2020 19:14:00 +0200 (CEST) From: Thomas Gleixner To: Alexandre Chartre , LKML Cc: x86@kernel.org, "Paul E. McKenney" , Andy Lutomirski , Frederic Weisbecker , Paolo Bonzini , Sean Christopherson , Masami Hiramatsu , Petr Mladek , Steven Rostedt , Joel Fernandes , Boris Ostrovsky , Juergen Gross , Brian Gerst , Mathieu Desnoyers , Josh Poimboeuf , Will Deacon Subject: Re: [patch V4 part 3 04/29] x86/traps: Make interrupt enable/disable symmetric in C code In-Reply-To: <4b13ee35-da6f-a77d-cb19-1b32657cb939@oracle.com> References: <20200505134354.774943181@linutronix.de> <20200505134903.622702796@linutronix.de> <4b13ee35-da6f-a77d-cb19-1b32657cb939@oracle.com> Date: Thu, 07 May 2020 19:14:00 +0200 Message-ID: <87tv0rekh3.fsf@nanos.tec.linutronix.de> MIME-Version: 1.0 Content-Type: text/plain X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Alexandre Chartre writes: > On 5/5/20 3:43 PM, Thomas Gleixner wrote: >> Traps enable interrupts conditionally but rely on the ASM return code to >> disable them again. That results in redundant interrupt disable and trace >> calls. >> >> Make the trap handlers disable interrupts before returning to avoid that, >> which allows simplification of the ASM entry code. >> >> Originally-by: Peter Zijlstra >> Signed-off-by: Thomas Gleixner >> >> --- >> arch/x86/kernel/traps.c | 28 +++++++++++++++++++--------- >> arch/x86/mm/fault.c | 15 +++++++++++++-- >> 2 files changed, 32 insertions(+), 11 deletions(-) >> > > So this patch makes C trap handlers disable interrupts on return but there's no > change to the ASM entry code, which will still (also) disable interrupts. I suppose > this is cleaned up in a next patch. So it's worth mentioning that the "simplification > of the ASM entry code" is not in this patch. I thought that was expressed by: >> which allows simplification of the ASM entry code. but yeah it's ambigous. Will clarify. Thanks, tglx