Received: by 2002:a25:23cc:0:0:0:0:0 with SMTP id j195csp1545072ybj; Fri, 8 May 2020 03:58:53 -0700 (PDT) X-Google-Smtp-Source: APiQypK5tJ62yStZSqMbxXuV0FI5/czto/uAMc0/j1YEmOzI0gmY/S8k1kv/YcM7km6Y67QTV6vs X-Received: by 2002:a05:6402:602:: with SMTP id n2mr1544447edv.79.1588935533388; Fri, 08 May 2020 03:58:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1588935533; cv=none; d=google.com; s=arc-20160816; b=eDeZfPebnd1vFHn3/1WkZO3f0opYGpHbu04rSu27hihFTOKBVQC5Hedh/ATg5SpXfj jdJrmDRqWZzKHukBoMDFrUpQTfHz5Qh4YnigXt1+Gy/q8fhhjImYnkoYue44SjXQ+YRF 01+scs6bUknodzPxRPk3db68Upx28J9xgNFm8x67Qe1CkCA/4Z+p6ponMO7wm2nAzZ7U vRD2gF2PyBNZVT3q+lcbsHdr1GBhXKSwUTA0TLOuQ39/bi80h2UAvR1AsKept7HDon0e hQEJMQ2w6/VfFcO+IgjvgLRoAS5SESFVSMaX5nVnIVxG4RJ9w/Bqv2kRK9f8VXuWkhpf xH6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=VfiCILiw9MZdDWjcwMQgHg80+Q50fmwpVQqa+76E+ag=; b=PcFK8iCCJQuSDTU4qG1jv71O7EBjPEDvpNWOUCVMkZ5HG9ZnH7dr1ipq3kI8Mw0v/b oWMz/5KpHYMrVQlLx7gpmpAN36/Eu7lgGSRiUu4lfPm3/tMe8lfDn0EFP1hDqEqkI76b LrI+nQZ40fEnj1uiCnvt4gavCV0hYaC5foMKwS3YTHCr0hOQyjeil3Ya7ljUQ3kTJcHt tfxvTh8QOSJASoqE7sDsprzlw4o6cf6V1+qtkr2uakw3Zwpel/Iq5xSWXgsgLadEr48H EYx0OwM2KuMxH5p5Tdu9LVTqESoBiXGsku2HnQOpUVecC2fmb8Zyyt0Hpz1bZMWfZ87h E8sw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bf18si706795edb.35.2020.05.08.03.58.05; Fri, 08 May 2020 03:58:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726948AbgEHK4B (ORCPT + 99 others); Fri, 8 May 2020 06:56:01 -0400 Received: from gloria.sntech.de ([185.11.138.130]:58096 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726811AbgEHK4A (ORCPT ); Fri, 8 May 2020 06:56:00 -0400 Received: from p5b127ea8.dip0.t-ipconnect.de ([91.18.126.168] helo=phil.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1jX0fV-0004DA-5n; Fri, 08 May 2020 12:55:49 +0200 From: Heiko Stuebner To: Johan Jonker , Paul Kocialkowski Cc: devicetree@vger.kernel.org, ezequiel@collabora.com, hansverk@cisco.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-rockchip@lists.infradead.org, mchehab@kernel.org, robh+dt@kernel.org, thomas.petazzoni@bootlin.com Subject: Re: [PATCH v3 2/4] arm64: dts: rockchip: Add RGA support to the PX30 Date: Fri, 08 May 2020 12:55:48 +0200 Message-ID: <2855296.rNCsY6NMd3@phil> In-Reply-To: <7112d1fa-a872-c66f-0ece-a77ba1f852de@gmail.com> References: <20200430164245.1630174-3-paul.kocialkowski@bootlin.com> <20200507202558.GK2422122@aptenodytes> <7112d1fa-a872-c66f-0ece-a77ba1f852de@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Freitag, 8. Mai 2020, 01:40:08 CEST schrieb Johan Jonker: > Hi Paul, > > On 5/7/20 10:25 PM, Paul Kocialkowski wrote: > > Hi, > > > > On Fri 01 May 20, 00:05, Johan Jonker wrote: > >> Hi Paul, > >> > >>> The PX30 features a RGA block: add the necessary node to support it. > >>> > >>> Signed-off-by: Paul Kocialkowski > >>> --- > >>> arch/arm64/boot/dts/rockchip/px30.dtsi | 11 +++++++++++ > >>> 1 file changed, 11 insertions(+) > >>> > >>> diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi > >>> index f809dd6d5dc3..3de70aa4f1ce 100644 > >>> --- a/arch/arm64/boot/dts/rockchip/px30.dtsi > >>> +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi > >>> @@ -1102,6 +1102,17 @@ vopl_mmu: iommu@ff470f00 { > >>> status = "disabled"; > >>> }; > >>> > >>> + rga: rga@ff480000 { > >>> + compatible = "rockchip,px30-rga", "rockchip,rk3288-rga"; > >>> + reg = <0x0 0xff480000 0x0 0x10000>; > >>> + interrupts = ; > >>> + clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>; > >>> + clock-names = "aclk", "hclk", "sclk"; > >> > >>> + resets = <&cru SRST_RGA>, <&cru SRST_RGA_A>, <&cru SRST_RGA_H>; > >>> + reset-names = "core", "axi", "ahb"; > >>> + power-domains = <&power PX30_PD_VO>; > >> > >> sort > >> > >> power-domains = <&power PX30_PD_VO>; > >> resets = <&cru SRST_RGA>, <&cru SRST_RGA_A>, <&cru SRST_RGA_H>; > >> reset-names = "core", "axi", "ahb"; > > > > What's the rationale behind this (besides alphabetic sorting, which I don't > > believe is a rule for dt properties)? Some nodes above in the file have it in > > the same order that I do, and I like to see clocks followed by resets. > > My short list. > There is no hard rule... It mostly depend on Heiko... For the record, if needed I do any re-sorting myself normally, so there is no need to respin patches just because nodes are sorted differently. But yes, since the early Chromebook project in 2014 we agreed on doing in Rockchip dts files: ---- compatible reg interrupts [alphabetical] status [if needed] ---- This works most of the time, but sometimes gets missed but is not _that_ big a deal if that happens ;-) . Heiko > For nodes: > If exists on top: model, compatible and chosen. > Sort things without reg alphabetical first, > then sort the rest by reg address. > > Inside nodes: > If exists on top: compatible, reg and interrupts. > In alphabetical order the required properties. > Then in alphabetical order the other properties. > And as last things that start with '#' in alphabetical order. > Add status below all other properties for soc internal components with > any board-specifics. > Keep an empty line between properties and nodes. > > Exceptions: > Sort pinctrl-0 above pinctrl-names, so it stays in line with clock-names > and dma-names. > Sort simple-audio-card,name above other simple-audio-card properties. > Sort regulator-name above other regulator properties. > Sort regulator-min-microvolt above regulator-max-microvolt. > > > > > Cheers, > > > > Paul > > > >> > >> > >>> + }; > >>> + > >>> qos_gmac: qos@ff518000 { > >>> compatible = "syscon"; > >>> reg = <0x0 0xff518000 0x0 0x20>; > >> > > > >