Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp2353253ybk; Mon, 11 May 2020 19:34:32 -0700 (PDT) X-Google-Smtp-Source: APiQypIOobiMsBdQUxbCz7+0fsoDsVwPNt3n+6ugilZhRFCiPTSykADpJHje0guWuNt+3cGbezcO X-Received: by 2002:a17:906:7204:: with SMTP id m4mr16152263ejk.48.1589250872197; Mon, 11 May 2020 19:34:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589250872; cv=none; d=google.com; s=arc-20160816; b=pEv/Ml9xZK6B78Mh2Ai6NxRzeub7V7xRxZWV0Mac7vg3uubOmtvEqxsNH7DB+Q4lR5 GZpgVERTVfQuNBE7hQbnUahm8biTNues9m8PA+91RHwj0CAujhhOfFSzZrrmv7QvsRjW QQVPe2UL6ol+b9RBWOpXCGZa3OycejdZQJSYAzLNotPf2/uFzzcVHK9Jx6i0HUxuae+p odRlTymouusZRTow8Kw1TdudBphyEThjhQKQ/sVqYXOcgpLr2t4n7yGOB37EoXoxcE8j M154fp9VjUqBP6rDHR8I84Rd9hiVYivpEdhbV18joTNVeB1pWuF8W4Q2pXRzAQ12fB1D Tz/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=Aq+HuX+o2Y56vUOGQnu4zj5jxFlSng3vz/JGvkNgvO0=; b=ZG9w8LXFouC5+ZGwepOeo2gA4DkP71/b+BQ+rAr/1U9G+6lzBn+AoasBwRnUBtyscd 2NOHqL30EtQlg4c/Kxz7PBxkgOEQYgqornrvBHavp430dfKtfXg3YYv1s0bMt6l+0ZRZ CqpxzvosCm4lTme/HAwW9zNRPgtgLCAe0tfq1BRVKL8Gjz4rTIEJsF0Ct1a/wWzIotpz ervHMEcnL+l98Wr4t9l4r+QkAb4YhijdzCqGPLTp8H0nZdJqlW/PKFmWMDqaoqY2nsbj r789OVbAmAxaXfBt9IxqZuVY6HGVw4ZtRIO2ZUiUYNpMJFdbIJPdz1Gmfif0vheFGlB1 0mZQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i7si8162129edn.60.2020.05.11.19.34.07; Mon, 11 May 2020 19:34:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728348AbgELCcm (ORCPT + 99 others); Mon, 11 May 2020 22:32:42 -0400 Received: from inva020.nxp.com ([92.121.34.13]:59210 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727892AbgELCcm (ORCPT ); Mon, 11 May 2020 22:32:42 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 285F11A0E7B; Tue, 12 May 2020 04:32:40 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id BE8731A0E81; Tue, 12 May 2020 04:32:35 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id D8E03402BC; Tue, 12 May 2020 10:32:29 +0800 (SGT) From: Anson Huang To: p.zabel@pengutronix.de, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH] dt-bindings: reset: Convert i.MX reset to json-schema Date: Tue, 12 May 2020 10:23:14 +0800 Message-Id: <1589250194-29441-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX reset binding to DT schema format using json-schema. Signed-off-by: Anson Huang --- .../devicetree/bindings/reset/fsl,imx-src.txt | 49 ------------------ .../devicetree/bindings/reset/fsl,imx-src.yaml | 58 ++++++++++++++++++++++ 2 files changed, 58 insertions(+), 49 deletions(-) delete mode 100644 Documentation/devicetree/bindings/reset/fsl,imx-src.txt create mode 100644 Documentation/devicetree/bindings/reset/fsl,imx-src.yaml diff --git a/Documentation/devicetree/bindings/reset/fsl,imx-src.txt b/Documentation/devicetree/bindings/reset/fsl,imx-src.txt deleted file mode 100644 index 6ed79e6..0000000 --- a/Documentation/devicetree/bindings/reset/fsl,imx-src.txt +++ /dev/null @@ -1,49 +0,0 @@ -Freescale i.MX System Reset Controller -====================================== - -Please also refer to reset.txt in this directory for common reset -controller binding usage. - -Required properties: -- compatible: Should be "fsl,-src" -- reg: should be register base and length as documented in the - datasheet -- interrupts: Should contain SRC interrupt and CPU WDOG interrupt, - in this order. -- #reset-cells: 1, see below - -example: - -src: src@20d8000 { - compatible = "fsl,imx6q-src"; - reg = <0x020d8000 0x4000>; - interrupts = <0 91 0x04 0 96 0x04>; - #reset-cells = <1>; -}; - -Specifying reset lines connected to IP modules -============================================== - -The system reset controller can be used to reset the GPU, VPU, -IPU, and OpenVG IP modules on i.MX5 and i.MX6 ICs. Those device -nodes should specify the reset line on the SRC in their resets -property, containing a phandle to the SRC device node and a -RESET_INDEX specifying which module to reset, as described in -reset.txt - -example: - - ipu1: ipu@2400000 { - resets = <&src 2>; - }; - ipu2: ipu@2800000 { - resets = <&src 4>; - }; - -The following RESET_INDEX values are valid for i.MX5: -GPU_RESET 0 -VPU_RESET 1 -IPU1_RESET 2 -OPEN_VG_RESET 3 -The following additional RESET_INDEX value is valid for i.MX6: -IPU2_RESET 4 diff --git a/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml b/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml new file mode 100644 index 0000000..276a533 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/fsl,imx-src.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX System Reset Controller + +maintainers: + - Philipp Zabel + +description: | + The system reset controller can be used to reset the GPU, VPU, + IPU, and OpenVG IP modules on i.MX5 and i.MX6 ICs. Those device + nodes should specify the reset line on the SRC in their resets + property, containing a phandle to the SRC device node and a + RESET_INDEX specifying which module to reset, as described in + reset.txt + + The following RESET_INDEX values are valid for i.MX5: + GPU_RESET 0 + VPU_RESET 1 + IPU1_RESET 2 + OPEN_VG_RESET 3 + The following additional RESET_INDEX value is valid for i.MX6: + IPU2_RESET 4 + +properties: + compatible: + items: + - const: "fsl,imx51-src" + + reg: + maxItems: 1 + + interrupts: + minItems: 1 + maxItems: 2 + + '#reset-cells': + const: 1 + +required: + - compatible + - reg + - interrupts + - '#reset-cells' + +additionalProperties: false + +examples: + - | + src@73fd0000 { + compatible = "fsl,imx51-src"; + reg = <0x73fd0000 0x4000>; + interrupts = <75>; + #reset-cells = <1>; + }; -- 2.7.4