Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp76218ybk; Tue, 12 May 2020 15:54:32 -0700 (PDT) X-Google-Smtp-Source: APiQypL9/j+S+HfHWQ3A32NrGDpL+v2Oa2+mXA79FEKS0d/j17Nu7sdx+O0wrjJ0XuRML35joMet X-Received: by 2002:a17:906:2e4d:: with SMTP id r13mr13125840eji.379.1589324071899; Tue, 12 May 2020 15:54:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589324071; cv=none; d=google.com; s=arc-20160816; b=LEaiRlosAC9uE6n8LU2fbdtPK0x+vZrxRN06c5oDpXOJ9oxEYesJW04pryhQpdiqbM iC/U0/e3F+dQQxcDWp0lrXu/f5C1rcZFGGEIPbhfyOtqI2QKXVLrbIOg10u91fMqbsaZ 39IjAqoa8pTwvKyGKaEn+megQD2DcBmDNvqwnhws5xlg2a3C506UhneUAbjSJJK1MQ+0 /cJmV/Ojcrg/nloOpsJc1BRPPTpPnr5SxkzuF8vDYtNka4LfzvWTHt4rt4bz8UbsAHXm +YlWie3SrzdVdOyO4F8uf9wx6+3NXe/YLmvuJXVioAq36nU5yenbThSWTDLnyPQqiowK a35A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=5FBzZp56bANu3Wx9sZ32SCh5qkrb8Nm4Nl75uj+Ae0I=; b=s7e9LC2xy9DKKmu2i9u/iqyO8AMrDNHhM+wPfafeMgLqvszeHWS78SCx6CtW0eVX3g 6a2EbUM5vE2oF1fmv9E0AeZP+rZtCXQYsMubfhDhongN+gCxHJfbAcy2UNjf4rTUlRq3 Pi88XDYcI59P4zL5X2AVnLMcb8uhMqYFpeFFlnca+Xf1HGhuFLCf372Ctv0o6bTwEvRl kDexP4WttuAw4u9ba/FY+GMoUxalhZinb4NEau7XuhKGQQ8fG6LLl/lu5lznlTOKv71q +Bi7l3AlYJQwsu3mO/NIg4AEaUq2JDxngxGSKc9XSppzRIZFCTn/+20ynBD9bIf8E2bO 2stw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jo2si1842649ejb.197.2020.05.12.15.54.06; Tue, 12 May 2020 15:54:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731399AbgELWwo (ORCPT + 99 others); Tue, 12 May 2020 18:52:44 -0400 Received: from mail-oi1-f195.google.com ([209.85.167.195]:37821 "EHLO mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731237AbgELWwn (ORCPT ); Tue, 12 May 2020 18:52:43 -0400 Received: by mail-oi1-f195.google.com with SMTP id r25so19762145oij.4; Tue, 12 May 2020 15:52:43 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=5FBzZp56bANu3Wx9sZ32SCh5qkrb8Nm4Nl75uj+Ae0I=; b=GMKt47558LTSZ9oa++Q2TFOPH31j2QFKrwlor1I/WHKYk/wmzSLZ7iJRkJor0Imw+7 0YTfD7Pb1ay095rQXiYu4s8AImhJ1loyKd7+Pz8TJC96SFX4Hc45HM7NrRofvAZ5nVLx lvRupP+iLwqkMGBO0hZXSOlfaKWpgniY+kIBAYgveUGn1Ua7450KUUSeuUNmCSvMyZIG pLeib6qnos3/l2/F4b1NrE+ba2Hmegum+Yq21nt+SVQJh2hy86RyNmzsUk2VoTgkaTB+ UgTFLzyKtquL4UUaFgVLXDCuRXroImclmqzD9ZoEkR1QFIVWhruSDpjJyXJrwZdbxUNP dyAQ== X-Gm-Message-State: AGi0PuaXJsArg1bFSSB+O2zhMimMCYqc6/GXzrOiqUrk/Ie0ykGqa41s JBqU2f/QulSEU3HP/3D71dZz1OSQMg== X-Received: by 2002:aca:e188:: with SMTP id y130mr26132679oig.179.1589323962634; Tue, 12 May 2020 15:52:42 -0700 (PDT) Received: from rob-hp-laptop (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id h24sm3791448otj.25.2020.05.12.15.52.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 May 2020 15:52:41 -0700 (PDT) Received: (nullmailer pid 23990 invoked by uid 1000); Tue, 12 May 2020 22:52:40 -0000 Date: Tue, 12 May 2020 17:52:40 -0500 From: Rob Herring To: Joyce Ooi Cc: Thor Thayer , "David S . Miller" , netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Dalon Westergreen , Tan Ley Foon , See Chin Liang , Dinh Nguyen , devicetree@vger.kernel.org Subject: Re: [PATCHv2 10/10] net: eth: altera: update devicetree bindings documentation Message-ID: <20200512225240.GA18344@bogus> References: <20200504082558.112627-1-joyce.ooi@intel.com> <20200504082558.112627-11-joyce.ooi@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200504082558.112627-11-joyce.ooi@intel.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 04, 2020 at 04:25:58PM +0800, Joyce Ooi wrote: > From: Dalon Westergreen > > Update devicetree bindings documentation to include msgdma > prefetcher and ptp bindings. > > Cc: Rob Herring > Cc: devicetree@vger.kernel.org > Signed-off-by: Dalon Westergreen > Signed-off-by: Joyce Ooi > --- > v2: no change > --- > .../devicetree/bindings/net/altera_tse.txt | 103 +++++++++++++++++---- > 1 file changed, 84 insertions(+), 19 deletions(-) Reviewed-by: Rob Herring One nit below. > > diff --git a/Documentation/devicetree/bindings/net/altera_tse.txt b/Documentation/devicetree/bindings/net/altera_tse.txt > index 0b7d4d3758ea..2f2d12603907 100644 > --- a/Documentation/devicetree/bindings/net/altera_tse.txt > +++ b/Documentation/devicetree/bindings/net/altera_tse.txt > @@ -2,53 +2,86 @@ > > Required properties: > - compatible: Should be "altr,tse-1.0" for legacy SGDMA based TSE, and should > - be "altr,tse-msgdma-1.0" for the preferred MSGDMA based TSE. > + be "altr,tse-msgdma-1.0" for the preferred MSGDMA based TSE, > + and "altr,tse-msgdma-2.0" for MSGDMA with prefetcher based > + implementations. > ALTR is supported for legacy device trees, but is deprecated. > altr should be used for all new designs. > - reg: Address and length of the register set for the device. It contains > the information of registers in the same order as described by reg-names > - reg-names: Should contain the reg names > - "control_port": MAC configuration space region > - "tx_csr": xDMA Tx dispatcher control and status space region > - "tx_desc": MSGDMA Tx dispatcher descriptor space region > - "rx_csr" : xDMA Rx dispatcher control and status space region > - "rx_desc": MSGDMA Rx dispatcher descriptor space region > - "rx_resp": MSGDMA Rx dispatcher response space region > - "s1": SGDMA descriptor memory > - interrupts: Should contain the TSE interrupts and it's mode. > - interrupt-names: Should contain the interrupt names > - "rx_irq": xDMA Rx dispatcher interrupt > - "tx_irq": xDMA Tx dispatcher interrupt > + "rx_irq": DMA Rx dispatcher interrupt > + "tx_irq": DMA Tx dispatcher interrupt > - rx-fifo-depth: MAC receive FIFO buffer depth in bytes > - tx-fifo-depth: MAC transmit FIFO buffer depth in bytes > - phy-mode: See ethernet.txt in the same directory. > - phy-handle: See ethernet.txt in the same directory. > - phy-addr: See ethernet.txt in the same directory. A configuration should > include phy-handle or phy-addr. > -- altr,has-supplementary-unicast: > - If present, TSE supports additional unicast addresses. > - Otherwise additional unicast addresses are not supported. > -- altr,has-hash-multicast-filter: > - If present, TSE supports a hash based multicast filter. > - Otherwise, hash-based multicast filtering is not supported. > - > - mdio device tree subnode: When the TSE has a phy connected to its local > mdio, there must be device tree subnode with the following > required properties: > - > - compatible: Must be "altr,tse-mdio". > - #address-cells: Must be <1>. > - #size-cells: Must be <0>. > > For each phy on the mdio bus, there must be a node with the following > fields: > - > - reg: phy id used to communicate to phy. > - device_type: Must be "ethernet-phy". > > The MAC address will be determined using the optional properties defined in > ethernet.txt. > > +- altr,has-supplementary-unicast: > + If present, TSE supports additional unicast addresses. > + Otherwise additional unicast addresses are not supported. > +- altr,has-hash-multicast-filter: > + If present, TSE supports a hash based multicast filter. > + Otherwise, hash-based multicast filtering is not supported. > +- altr,has-ptp: > + If present, TSE supports 1588 timestamping. Currently only > + supported with the msgdma prefetcher. > +- altr,tx-poll-cnt: > + Optional cycle count for Tx prefetcher to poll descriptor > + list. If not present, defaults to 128, which at 125MHz is > + roughly 1usec. Only for "altr,tse-msgdma-2.0". > +- altr,rx-poll-cnt: > + Optional cycle count for Tx prefetcher to poll descriptor > + list. If not present, defaults to 128, which at 125MHz is > + roughly 1usec. Only for "altr,tse-msgdma-2.0". > + > +Required registers by compatibility string: > + - "altr,tse-1.0" > + "control_port": MAC configuration space region > + "tx_csr": DMA Tx dispatcher control and status space region > + "rx_csr" : DMA Rx dispatcher control and status space region > + "s1": DMA descriptor memory > + > + - "altr,tse-msgdma-1.0" > + "control_port": MAC configuration space region > + "tx_csr": DMA Tx dispatcher control and status space region > + "tx_desc": DMA Tx dispatcher descriptor space region > + "rx_csr" : DMA Rx dispatcher control and status space region > + "rx_desc": DMA Rx dispatcher descriptor space region > + "rx_resp": DMA Rx dispatcher response space region > + > + - "altr,tse-msgdma-2.0" > + "control_port": MAC configuration space region > + "tx_csr": DMA Tx dispatcher control and status space region > + "tx_pref": DMA Tx prefetcher configuration space region > + "rx_csr" : DMA Rx dispatcher control and status space region > + "rx_pref": DMA Rx prefetcher configuration space region > + "tod_ctrl": Time of Day Control register only required when > + timestamping support is enabled. Timestamping is > + only supported with the msgdma-2.0 implementation. > + > +Optional properties: > +- local-mac-address: See ethernet.txt in the same directory. > +- max-frame-size: See ethernet.txt in the same directory. > + > Example: > > tse_sub_0_eth_tse_0: ethernet@1,00000000 { > @@ -86,6 +119,11 @@ Example: > device_type = "ethernet-phy"; > }; > > + phy2: ethernet-phy@2 { > + reg = <0x2>; > + device_type = "ethernet-phy"; > + }; > + > }; > }; > > @@ -111,3 +149,30 @@ Example: > altr,has-hash-multicast-filter; > phy-handle = <&phy1>; > }; > + > + > + tse_sub_2_eth_tse_0: ethernet@1,00002000 { What bus is this on? Usually a ',' like this is for a chip select number. If just a 64-bit address, then no comma. > + compatible = "altr,tse-msgdma-2.0"; > + reg = <0x00000001 0x00002000 0x00000400>, > + <0x00000001 0x00002400 0x00000020>, > + <0x00000001 0x00002420 0x00000020>, > + <0x00000001 0x00002440 0x00000020>, > + <0x00000001 0x00002460 0x00000020>, > + <0x00000001 0x00002480 0x00000040>; > + reg-names = "control_port", "rx_csr", "rx_pref","tx_csr", "tx_pref", "tod_ctrl"; > + interrupt-parent = <&hps_0_arm_gic_0>; > + interrupts = <0 45 4>, <0 44 4>; > + interrupt-names = "rx_irq", "tx_irq"; > + rx-fifo-depth = <2048>; > + tx-fifo-depth = <2048>; > + address-bits = <48>; > + max-frame-size = <1500>; > + local-mac-address = [ 00 00 00 00 00 00 ]; > + phy-mode = "sgmii"; > + altr,has-supplementary-unicast; > + altr,has-hash-multicast-filter; > + altr,has-ptp; > + altr,tx-poll-cnt = <128>; > + altr,rx-poll-cnt = <32>; > + phy-handle = <&phy2>; > + }; > -- > 2.13.0 >